The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Publications of "Zeshan Chishti" ( http://dblp.L3S.de/Authors/Zeshan_Chishti )

  Author page on DBLP  Author page in RDF  Community of Zeshan Chishti in ASPL-2

Publication years (Num. hits)
2003-2011 (12)
Publication types (Num. hits)
article(3) inproceedings(9)
Venues (Conferences, Journals, ...)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
The graphs summarize 6 occurrences of 6 keywords

Results
Found 12 publication records. Showing 12 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
1Alaa R. Alameldeen, Zeshan Chishti, Chris Wilkerson, Wei Wu, Shih-Lien Lu Adaptive Cache Design to Enable Reliable Low-Voltage Operation. Search on Bibsonomy IEEE Trans. Computers The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Alaa R. Alameldeen, Ilya Wagner, Zeshan Chishti, Wei Wu, Chris Wilkerson, Shih-Lien Lu Energy-efficient cache design using variable-strength error-correcting codes. Search on Bibsonomy ISCA The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Chris Wilkerson, Alaa R. Alameldeen, Zeshan Chishti, Wei Wu, Dinesh Somasekhar, Shih-Lien Lu Reducing cache power with low-cost, multi-bit error-correcting codes. Search on Bibsonomy ISCA The full citation details ... 2010 DBLP  DOI  BibTeX  RDF ecc, edram, idle power, idle states, multi-bit ecc, refresh power, vccmin, dram
1Ahmed M. Amin, Zeshan Chishti Rank-aware cache replacement and write buffering to improve DRAM energy efficiency. Search on Bibsonomy ISLPED The full citation details ... 2010 DBLP  DOI  BibTeX  RDF DRAM energy efficiency, cache replacement, write buffer
1Chris Wilkerson, Hongliang Gao, Alaa R. Alameldeen, Zeshan Chishti, Muhammad M. Khellah, Shih-Lien Lu Trading Off Cache Capacity for Low-Voltage Operation. Search on Bibsonomy IEEE Micro The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
1Zeshan Chishti, Alaa R. Alameldeen, Chris Wilkerson, Wei Wu, Shih-Lien Lu Improving cache lifetime reliability at ultra-low voltages. Search on Bibsonomy MICRO The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
1Zeshan Chishti, T. N. Vijaykumar Optimal Power/Performance Pipeline Depth for SMT in Scaled Technologies. Search on Bibsonomy IEEE Trans. Computers The full citation details ... 2008 DBLP  DOI  BibTeX  RDF Power Management, Performance of Systems, Multithreaded processors
1Chris Wilkerson, Hongliang Gao, Alaa R. Alameldeen, Zeshan Chishti, Muhammad M. Khellah, Shih-Lien Lu Trading off Cache Capacity for Reliability to Enable Low Voltage Operation. Search on Bibsonomy ISCA The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
1Eric Chun, Zeshan Chishti, T. N. Vijaykumar Shapeshifter: Dynamically changing pipeline width and speed to address process variations. Search on Bibsonomy MICRO The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
1Zeshan Chishti, Michael D. Powell, T. N. Vijaykumar Optimizing Replication, Communication, and Capacity Allocation in CMPs. Search on Bibsonomy ISCA The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
1T. N. Vijaykumar, Zeshan Chishti Wire Delay is Not a Problem for SMT (In the Near Future). Search on Bibsonomy ISCA The full citation details ... 2004 DBLP  DOI  BibTeX  RDF
1Zeshan Chishti, Michael D. Powell, T. N. Vijaykumar Distance Associativity for High-Performance Energy-Efficient Non-Uniform Cache Architectures. Search on Bibsonomy MICRO The full citation details ... 2003 DBLP  DOI  BibTeX  RDF
Displaying result #1 - #12 of 12 (100 per page; Change: )
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.