|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 55 occurrences of 44 keywords
|
|
|
|
|
Results
Found 5 publication records. Showing 5 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 1 | Guoxiang Liu, Shunichiro Oe |
Texture image segmentation method based on multilayer CNN.  |
ICTAI  |
2000 |
DBLP DOI BibTeX RDF |
texture image segmentation method, texture feature extraction method, simple texel scale feature, binary image processing, pixel gray value, texel frequency, texel orientation features, texture edge integration problem, binary value line processing problems, line thinning, line shortening, multilayer cellular neural network, image segmentation, feature extraction, scale, multilayer perceptrons, image texture, hole filling, cellular neural nets |
| 1 | K. K. Lai, P. H. W. Leong |
An area efficient implementation of a cellular neural network.  |
ANNES  |
1995 |
DBLP DOI BibTeX RDF |
area efficient implementation, time multiplexing scheme, higher density implementations, neural circuits, simulation, VLSI, edge detection, edge detection, circuit analysis computing, VLSI circuits, cellular neural network, neural chips, cellular logic, cellular neural nets |
| 1 | Eric Y. Chou, Bing J. Sheu, Tony H. Wu, Robert C. Chang |
VLSI design of densely-connected array processors. (PDF / PS)  |
ICCD  |
1995 |
DBLP DOI BibTeX RDF |
densely-connected array processors, paralleled array processors, real-time signal processing, problem mapping, high potential computational bandwidth, local interconnection, synaptic operators, CNN processing engine, hardware design problems, CNN accelerator design, digital-programmable synapses, flexible digital interface, current-mode CMOS circuits, 2.0 /spl mu/m CMOS technology, edge detection operation, image processing, image processing, parallel processing, VLSI, edge detection, signal processing, VLSI design, heterogeneous computing, CMOS integrated circuits, cellular neural networks, cellular neural nets |
| 1 | Wai-Chi Fang, Bing J. Sheu, Holger Venus, Rainer Sandau |
Smart-pixel array processors based on optimal cellular neural networks for space sensor applications. (PDF / PS)  |
ICCD  |
1995 |
DBLP DOI BibTeX RDF |
artificial satellites, smart-pixel array processors, optimal cellular neural networks, space sensor applications, hardware annealing, digitally programmable synaptic weights, multisensor parallel interface, programmable multi-dimensional array, optoelectronic neurons, neuroprocessor, scalable multiprocessor system, intelligent multisensor, advanced small satellites, neuroprocessor array chip, performance evaluation, real-time systems, parallel processing, CMOS technology, image sensors, aerospace computing, computing performance, neural chips, neural net architecture, intelligent sensors, active-pixel sensors, cellular neural nets |
| 1 | Bilge Günsel, Cüneyt Güzelis |
Supervised learning of smoothing parameters in image restoration by regularization under cellular neural networks framework. (PDF / PS)  |
ICIP  |
1995 |
DBLP DOI BibTeX RDF |
regularization cost function, quadratic cost function, connection weights, recurrent perceptron learning algorithm, bipolar binary output mode, noisy image restoration, learning (artificial intelligence), parameter estimation, parameter estimation, image restoration, image restoration, regularization, adaptive systems, supervised learning, multilayer perceptrons, experimental results, learning systems, adaptive learning, Lyapunov function, median filter, cellular neural networks, smoothing methods, smoothing parameters, recurrent neural nets, cellular neural nets |
Displaying result #1 - #5 of 5 (100 per page; Change: )
|
|