|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 5 occurrences of 5 keywords
|
|
|
|
|
Results
Found 3 publication records. Showing 3 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 2 | Swarup Bhunia, Nilanjan Banerjee, Qikai Chen, Hamid Mahmoodi-Meimand, Kaushik Roy |
A novel synthesis approach for active leakage power reduction using dynamic supply gating.  |
DAC  |
2005 |
DBLP DOI BibTeX RDF |
|
| 1 | Lei Wang, Somnath Paul, Swarup Bhunia |
Width-Aware Fine-Grained Dynamic Supply Gating: A Design Methodology for Low-Power Datapath and Memory.  |
VLSI Design  |
2012 |
DBLP DOI BibTeX RDF |
|
| 1 | Swaroop Ghosh, Swarup Bhunia, Kaushik Roy |
Low-Power and testable circuit synthesis using Shannon decomposition.  |
ACM Trans. Design Autom. Electr. Syst.  |
2007 |
DBLP DOI BibTeX RDF |
Shannon expansion, dynamic supply gating, test coverage, Design-for-test, IDDQ, noise immunity, test power |
Displaying result #1 - #3 of 3 (100 per page; Change: )
|
|