Search results for "interconnect sizing and spacing"

Searching for phrase interconnect sizing and spacing (changed automatically) with no syntactic query expansion in all metadata.

Found 5 publication records. Showing 5 according to the selection in the facets

Hits ?▲	Authors	Title	Venue	Year	Link	Author keywords
3	Jason Cong, Lei He, Cheng-Kok Koh, David Zhigang Pan	Global interconnect sizing and spacing with consideration of coupling capacitance.	ICCAD	1997	DBLP DOI BibTeX RDF	GISS solutions, asymmetric wire sizing, delay reduction, fringing capacitances, global interconnect sizing and spacing, global wire sizing, interconnect delay minimization, multiple nets, optimal wire sizing, spacing solution, symmetric effective fringing properties, VLSI, coupling capacitance
1	Konstantin Moiseev, Avinoam Kolodny, Shmuel Wimer	Interconnect power and delay optimization by dynamic programming in gridded design rules.	ISPD	2010	DBLP DOI BibTeX RDF	gridded design rules, interconnect sizing and spacing, power-delay optimization, dynamic programming, interconnect optimization
1	Jason Cong, Lei He, Cheng-Kok Koh, David Zhigang Pan	Interconnect sizing and spacing with consideration of couplingcapacitance.	IEEE Trans. on CAD of Integrated Circuits and Systems	2001	DBLP DOI BibTeX RDF
1	Jason Cong, Lei He	Theory and algorithm of local-refinement-based optimization with application to device and interconnect sizing.	IEEE Trans. on CAD of Integrated Circuits and Systems	1999	DBLP DOI BibTeX RDF
1	Jason Cong, Lei He	An efficient technique for device and interconnect optimization in deep submicron designs.	ISPD	1998	DBLP DOI BibTeX RDF

Displaying result #1 - #5 of 5 (100 per page; Change: )

Maintained by Jörg Diederich.

Based upon DBLP by Michael Ley.