|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 19 occurrences of 18 keywords
|
|
|
|
|
Results
Found 11 publication records. Showing 11 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 2 | Shekhar Srikantaiah, Mahmut T. Kandemir, Mary Jane Irwin |
Adaptive set pinning: managing shared caches in chip multiprocessors.  |
ASPLOS  |
2008 |
DBLP DOI BibTeX RDF |
inter-processor, intra-processor, set pinning, CMP, shared cache |
| 1 | Junjie Wu, Xiaohui Pan, Guanghui Liu, Baida Zhang, Xuejun Yang |
Parallel Data Reuse Theory for OpenMP Applications.  |
SNPD  |
2009 |
DBLP DOI BibTeX RDF |
Intra-processor, Inter-processor, Parallel, Locality, Reuse, OpenMP |
| 1 | Kevin J. Barker, Kei Davis, Adolfy Hoisie, Darren J. Kerbyson, Michael Lang 0003, Scott Pakin, José Carlos Sancho |
Experiences in scaling scientific applications on current-generation quad-core processors.  |
IPDPS  |
2008 |
DBLP DOI BibTeX RDF |
|
| 1 | Guilin Chen, Mahmut T. Kandemir |
An Approach for Enhancing Inter-processor Data Locality on Chip Multiprocessors.  |
T. HiPEAC  |
2007 |
DBLP DOI BibTeX RDF |
|
| 1 | Youngchul Cho, Sungjoo Yoo, Kiyoung Choi, Nacer-Eddine Zergainoh, Ahmed Amine Jerraya |
Scheduler implementation in MP SoC design.  |
ASP-DAC  |
2005 |
DBLP DOI BibTeX RDF |
|
| 1 | Guilin Chen, Mahmut T. Kandemir |
Optimizing inter-processor data locality on embedded chip multiprocessors.  |
EMSOFT  |
2005 |
DBLP DOI BibTeX RDF |
chip multiprocessors, data locality, stencil computation |
| 1 | Binu K. Mathew, Al Davis |
A loop accelerator for low power embedded VLIW processors.  |
CODES+ISSS  |
2004 |
DBLP DOI BibTeX RDF |
embedded systems, low power design, VLIW |
| 1 | G. D. Nagendra, V. G. Prem Kumar, B. S. Sheshadri Chakravarthy |
Simulation bridge: a framework for multi-processor simulation.  |
CODES  |
2002 |
DBLP DOI BibTeX RDF |
simulation framework, instruction set simulator, multiprocessor simulation |
| 1 | Karam S. Chatha, Ranga Vemuri |
An Iterative Algorithm for Partitioning and Scheduling of Area Constrained HW-SW Systems. (PDF / PS)  |
IEEE International Workshop on Rapid System Prototyping  |
1999 |
DBLP DOI BibTeX RDF |
HW-SW Codesign, HW-SW Partitioning, Scheduling |
| 1 | Vibha A. Dixit-Radiya, Dhabaleswar K. Panda |
Clustering and Intra-Processor Scheduling for Explicitly-Parallel Programs on Distributed-Memory Systems.  |
IPPS  |
1994 |
DBLP BibTeX RDF |
|
| 1 | Stephen C. Hayne, Mark Pendergast |
Techniques and experiences with group support system implementation.  |
CASCON  |
1994 |
DBLP DOI BibTeX RDF |
software architecture, distributed computing, object oriented technology |
Displaying result #1 - #11 of 11 (100 per page; Change: )
|
|