Search results for "low power adder"

Searching for phrase low power adder (changed automatically) with no syntactic query expansion in all metadata.

Found 7 publication records. Showing 7 according to the selection in the facets

Hits ?▲	Authors	Title	Venue	Year	Link	Author keywords
2	Hiroaki Suzuki, Woopyo Jeong, Kaushik Roy	Low Power Adder with Adaptive Supply Voltage.	ICCD	2003	DBLP DOI BibTeX RDF
2	Oscal T.-C. Chen, R. R.-B. Sheen, S. Wang	A low-power adder operating on effective dynamic data ranges.	IEEE Trans. VLSI Syst.	2002	DBLP DOI BibTeX RDF
1	Ihab Nahlus, Lama Shaer, Ali Chehab, Ayman I. Kayssi, Mohammad Mansour	Low-power adder design techniques for noise-tolerant applications.	SiPS	2011	DBLP DOI BibTeX RDF
1	Ching-Hwa Cheng, Chiou-Kou Tung, Shao-Hui Shieh, Yu-Cherng Hung	Design High-Performance and Low-Power Adder Cores with Full-Swing Nodes for Embedded Systems.	IIH-MSP	2009	DBLP DOI BibTeX RDF	Embedded System, Low Power, Adder
1	Taikyeong T. Jeong	Implementation of low power adder design and analysis based on power reduction technique.	Microelectronics Journal	2008	DBLP DOI BibTeX RDF
1	Taikyeong T. Jeong, Jaemyoung Lee	Design and Verification for Hierarchical Power Efficiency System (HPES) Design Techniques Using Low Power CMOS Digital Logic.	International Conference on Computational Science	2006	DBLP DOI BibTeX RDF
1	Hiroaki Suzuki, Woopyo Jeong, Kaushik Roy	Low-power carry-select adder using adaptive supply voltage based on input vector patterns.	ISLPED	2004	DBLP DOI BibTeX RDF	adaptive supply voltage, low power adder, carry-select adder

Displaying result #1 - #7 of 7 (100 per page; Change: )

Maintained by Jörg Diederich.

Based upon DBLP by Michael Ley.