|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
No Growbag Graphs found.
|
|
|
|
|
Results
Found 3 publication records. Showing 3 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 2 | Veera Papirla, Aarul Jain, Chaitali Chakrabarti |
Low power robust signal processing.  |
ISLPED  |
2009 |
DBLP DOI BibTeX RDF |
algorithmic noise tolerance, redundant binary arithmetic, soft DSP |
| 1 | Tae-Min Kim, Gun Sun Shin |
A Circuit Design of 16x16 Multiplier Using Redundant Binary Arithmetic.  |
ASP-DAC  |
1998 |
DBLP BibTeX RDF |
|
| 1 | Valek Szwarc, L. Desormeaux, W. Wong, C. P. S. Yeung, C. H. Chan, Tad A. Kwasniewski |
A chip set for pipeline and parallel pipeline FFT architectures.  |
VLSI Signal Processing  |
1994 |
DBLP DOI BibTeX RDF |
|
Displaying result #1 - #3 of 3 (100 per page; Change: )
|
|