|
|
|
|
Venues (Conferences, Journals, ...)
|
|
|
GrowBag graphs for keyword ? (Num. hits/coverage)
Group by:
The graphs summarize 13 occurrences of 12 keywords
|
|
|
|
|
Results
Found 9 publication records. Showing 9 according to the selection in the facets
| Hits ?▲ |
Authors |
Title |
Venue |
Year |
Link |
Author keywords |
| 2 | Jared Stark, Paul Racunas, Yale N. Patt |
Reducing the Performance Impact of Instruction Cache Misses by Writing Instructions into the Reservation Stations Out-of-Order.  |
MICRO  |
1997 |
DBLP BibTeX RDF |
instruction supply, superscalar processors, out-of-order execution |
| 1 | Allan Zhang, Sumi Helal |
SuperCache: A Mechanism to Minimize the Front End Latency.  |
ITNG  |
2007 |
DBLP DOI BibTeX RDF |
|
| 1 | Samantika Subramaniam, Gabriel H. Loh |
Fire-and-Forget: Load/Store Scheduling with No Store Queue at All.  |
MICRO  |
2006 |
DBLP DOI BibTeX RDF |
|
| 1 | Miquel Pericàs, Rubén González, Adrián Cristal, Alexander V. Veidenbaum, Mateo Valero |
An Optimized Front-End Physical Register File with Banking and Writeback Filtering.  |
PACS  |
2004 |
DBLP DOI BibTeX RDF |
|
| 1 | Paul Racunas, Yale N. Patt |
Partitioned first-level cache design for clustered microarchitectures.  |
ICS  |
2003 |
DBLP DOI BibTeX RDF |
partitioned cache, clustered microarchitecture |
| 1 | M. Watheq El-Kharashi, Fayez El Guibaly, Kin F. Li |
Adapting Tomasulo's algorithm for bytecode folding based Java processors.  |
SIGARCH Computer Architecture News  |
2001 |
DBLP DOI BibTeX RDF |
instruction shelving, java bytecode folding, java stack folding, reservation stations, stack processors, tomasulo's algorithm, java, Java, java virtual machine, dynamic scheduling, java processors, register renaming |
| 1 | Kenneth L. McMillan |
Verification of Infinite State Systems by Compositional Model Checking.  |
CHARME  |
1999 |
DBLP DOI BibTeX RDF |
|
| 1 | Bernard Goossens, Duc Thang Vu |
Multithreading to Improve Cycle Width and CPI in Superpipelined Superscalar Processors.  |
ISPAN  |
1996 |
DBLP DOI BibTeX RDF |
Superpipelined Processors, Architecture, Instruction Level Parallelism, Superscalar Processors, Multithreaded Processors |
| 1 | Trung A. Diep, Christopher Nelson, John Paul Shen |
Performance Evaluation of the PowerPC 620 Microarchitecture.  |
ISCA  |
1995 |
DBLP DOI BibTeX RDF |
PowerPC |
Displaying result #1 - #9 of 9 (100 per page; Change: )
|
|