The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Searching for phrase voltage domain (changed automatically) with no syntactic query expansion in all metadata.

Publication years (Num. hits)
1998-2011 (11)
Publication types (Num. hits)
article(1) inproceedings(10)
Venues (Conferences, Journals, ...)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
The graphs summarize 7 occurrences of 6 keywords

Results
Found 11 publication records. Showing 11 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
2André van Schaik, Eric Fragnière Pseudo-voltage domain implementation of a 2-dimensional silicon cochlea. Search on Bibsonomy ISCAS The full citation details ... 2001 DBLP  DOI  BibTeX  RDF
1Tom Van Breussegem, Michiel Steyaert Monolithic Capacitive DC-DC Converter With Single Boundary-Multiphase Control and Voltage Domain Stacking in 90 nm CMOS. Search on Bibsonomy J. Solid-State Circuits The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Elone Lee, Feng-Tso Chien, Ching-Hwa Cheng, Jiun-In Guo Dynamic voltage domain assignment technique for low power performance manageable cell based design. Search on Bibsonomy ASP-DAC The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
1Efraim Rotem, Avi Mendelson, Ran Ginosar, Uri C. Weiser Multiple clock and voltage domains for chip multi processors. Search on Bibsonomy MICRO The full citation details ... 2009 DBLP  DOI  BibTeX  RDF clock domains, voltage domain, power management, DVFS, chip multi processor
1Laurent Souef, Christophe Eychenne, Emmanuel Alie Architecture for Testing Multi-Voltage Domain SOC. Search on Bibsonomy ITC The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
1Nilabha Dev, Sandeep Bhatia, Subhasish Mukherjee, Sue Genova, Vinayak Kadam A Partitioning Based Physical Scan Chain Allocation Algorithm that Minimizes Voltage Domain Crossings. Search on Bibsonomy VLSI Design The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
1Shuilong Huang, Huainan Ma, Zhihua Wang Modeling and simulation to the design of SigmaDelta fractional-N frequency synthesizer. Search on Bibsonomy DATE The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
1Jaeha Kim, Kevin D. Jones, Mark A. Horowitz Variable domain transformation for linear PAC analysis of mixed-signal systems. Search on Bibsonomy ICCAD The full citation details ... 2007 DBLP  DOI  BibTeX  RDF PAC analysis, domain transformation, linear analysis, simulation
1Nevine AbouGhazaleh, Alexandre Peixoto Ferreira, Cosmin Rusu, Ruibin Xu, Frank Liberato, Bruce R. Childers, Daniel Mossé, Rami G. Melhem Integrated CPU and l2 cache voltage scaling using machine learning. Search on Bibsonomy LCTES The full citation details ... 2007 DBLP  DOI  BibTeX  RDF integrated DVS policy, machine learning, power management, multiple clock domains
1Ivo Lattenberg, Kamil Vrba, David Kubanek Signal Processing for High-Speed Data Communication Using Pure Current Mode Filters. Search on Bibsonomy ICN The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
1Hassan O. Elwan, Mohammed Ismail Low Voltage Low power CMOS AGC circuit for wireless communication. Search on Bibsonomy Great Lakes Symposium on VLSI The full citation details ... 1998 DBLP  DOI  BibTeX  RDF Automatic gain control, Variable gain amplifier, dB-Linear
Displaying result #1 - #11 of 11 (100 per page; Change: )
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.