The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Searching for all

Publication years (Num. hits)
1953-1960 (28) 1961-1962 (26) 1963-1964 (27) 1965-1966 (23) 1967 (25) 1968 (23) 1969 (23) 1970-1972 (20) 1973 (28) 1974 (65) 1975 (46) 1976 (66) 1977 (49) 1978 (69) 1979 (61) 1980 (82) 1981 (62) 1982 (86) 1983 (98) 1984 (120) 1985 (190) 1986 (167) 1987 (299) 1988 (430) 1989 (457) 1990 (582) 1991 (413) 1992 (511) 1993 (563) 1994 (739) 1995 (991) 1996 (1007) 1997 (1276) 1998 (1393) 1999 (2138) 2000 (2675) 2001 (3359) 2002 (3938) 2003 (4721) 2004 (6380) 2005 (7644) 2006 (9041) 2007 (9376) 2008 (10902) 2009 (7437) 2010 (1338) 2011 (588) 2012 (574) 2013 (580) 2014 (689) 2015 (653) 2016 (341)
Publication types (Num. hits)
article(17781) book(18) incollection(2720) inproceedings(61855) phdthesis(13) proceedings(32)
Venues (Conferences, Journals, ...)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
The graphs summarize 80488 occurrences of 18150 keywords

Results
Found 82428 publication records. Showing 82419 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
7Yunho Choi, Youngsu Kim, Huy Hoang, Franklin Bien A 3.1-4.8-GHz IR-UWB All-Digital Pulse Generator With Variable Channel Selection in 0.13-µm CMOS Technology. Search on Bibsonomy IEEE Trans. on Circuits and Systems The full citation details ... 2012 DBLP  DOI  BibTeX  RDF
7Won-Joo Yun, Hyun-Woo Lee, Dongsuk Shin, Suki Kim A 3.57 Gb/s/pin Low Jitter All-Digital DLL With Dual DCC Circuit for GDDR3 DRAM in 54-nm CMOS Technology. Search on Bibsonomy IEEE Trans. VLSI Syst. The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Ayman A. Fayed, Mohammed Ismail A 3.7mW, 1.6V CMOS Analog Adaptive Equalizer for a 125Mbps Wire-Line Transceiver. Search on Bibsonomy ISCAS The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
2Ming-Hung Chang, Li-Pu Chuang, I-Ming Chang, Wei Hwang A 300-mV 36-muW multiphase dual digital clock output generator with self-calibration. Search on Bibsonomy SoCC The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
7Gang-Neng Sung, Chun-Ying Juan, Chua-Chin Wang A 32-bit carry lookahead adder design using complementary all-N-transistor logic. Search on Bibsonomy ICECS The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
9Ge Yang, Seong-Ook Jung, Kwang-Hyun Baek, Soo Hwan Kim, Suki Kim, Sung-Mo Kang A 32-bit carry lookahead adder using dual-path all-N logic. Search on Bibsonomy IEEE Trans. VLSI Syst. The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
7Kailash Chandrashekar, Stefano Pellerano, Paolo Madoglio, Ashoke Ravi, Yorgos Palaskas A 32nm CMOS all-digital reconfigurable fractional frequency divider for LO generation in multistandard SoC radios with on-the-fly interference management. Search on Bibsonomy ISSCC The full citation details ... 2012 DBLP  DOI  BibTeX  RDF
1Cliff Young, Joseph A. Bank, Ron O. Dror, J. P. Grossman, John K. Salmon, David E. Shaw A 32x32x32, spatially distributed 3D FFT in four microseconds on Anton. Search on Bibsonomy SC The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
7Raul Cernea, Long Pham, Farookh Moogat, Siu Lung Chan, Binh Le, Yan Li, Shouchang Tsao, Taiyuan Tseng, Khanh Nguyen, Jason Li, Jayson Hu, Jong Park, Cynthia Hsu, Fanglin Zhang, Teruhiko Kamei, Hiroaki Nasu, Phil Kliza, Khin Htoo, Jeffery Lutze, Yingda Dong, Masaaki Higashitani, Junhui Yang, Hung-Szu Lin, Vamshi Sakhamuri, Alan Li, Feng Pan, Sridhar Yadala, Subodh Taigor, Kishan Pradhan, James Lan, Jim Chan, Takumi Abe, Yasuyuki Fukuda, Hideo Mukai, Koichi Kawakami, Connie Liang, Tommy Ip, Shu-Fen Chang, Jaggi Lakshmipathi, Sharon Huynh, Dimitris Pantelakis, Mehrdad Mofidi, Khandker Quader A 34MB/s-Program-Throughput 16Gb MLC NAND with All-Bitline Architecture in 56nm. Search on Bibsonomy ISSCC The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
1Zhenyun Zhuang, Tae-Young Chang, Raghupathy Sivakumar, Aravind Velayutham A 3: application-aware acceleration for wireless data networks. Search on Bibsonomy MobiCom The full citation details ... 2006 DBLP  DOI  BibTeX  RDF application-aware acceleration, wireless networks
1Claudio Tosatto, Marco Gribaudo A 3D History Class: A New Perspective for the Use of Computer Based Technology in History Classes. Search on Bibsonomy EC-TEL The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
1Menelaos Bakopoulos A 3D J2ME game utilizing autonomous moving agents. Search on Bibsonomy DIMEA The full citation details ... 2008 DBLP  DOI  BibTeX  RDF 3D studio max, JSR-184, M3G, autonomous moving agents, peer 2 peer, steering behaviors, modeling, communication, mobile, J2ME
2Tsung-Han Tsai, Yu-Nan Pan A 3D Predict Hexagon Search Algorithm for Fast Block Motion Estimation on H.264 Video Coding. Search on Bibsonomy ICME The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
1João M. Sanches, Jorge S. Marques, Fausto Pinto, Paulo J. Ferreira A 3D Ultrasound System for Medical Diagnosis. Search on Bibsonomy IbPRIA The full citation details ... 2003 DBLP  DOI  BibTeX  RDF
1Dimitris Theodoropoulos, Georgi Kuzmanov, Georgi Gaydadjiev A 3d-audio reconfigurable processor. Search on Bibsonomy FPGA The full citation details ... 2010 DBLP  DOI  BibTeX  RDF reconfigurable computing, communication systems, beamforming, 3d-audio, wave field synthesis
1Muhamamd Shahazad Mughal, M. Nawaz, Farhan Ahmad, Saadia Shahzad, A. K. Bhatti, S. Mohsin A 3D-Hash Function for Fast Image Indexing and Retrieval. Search on Bibsonomy CGIV The full citation details ... 2007 DBLP  DOI  BibTeX  RDF 3D hash function, image retrieval, perfect hashing function, Image database systems, 2D string
1Renato Fernandes Hentschke, Ricardo Reis A 3D-Via Legalization Algorithm for 3D VLSI Circuits and its Impact on Wire Length. Search on Bibsonomy ISCAS The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
7Colin Weltin-Wu, Enrico Temporiti, Daniele Baldi, Francesco Svelto A 3GHz Fractional-N All-Digital PLL with Precise Time-to-Digital Converter Calibration and Mismatch Correction. Search on Bibsonomy ISSCC The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
7Matthew Loh, Azita Emami-Neyestanak A 3x9 Gb/s Shared, All-Digital CDR for High-Speed, High-Density I/O. Search on Bibsonomy J. Solid-State Circuits The full citation details ... 2012 DBLP  DOI  BibTeX  RDF
7Ja-Yol Lee, Mi-Jeong Park, Byonghoon Mhin, Seongdo Kim, Moon-Yang Park, Hyunku Yu A 4-GHz all digital fractional-N PLL with low-power TDC and big phase-error compensation. Search on Bibsonomy CICC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
Displaying result #501 - #520 of 82419 (20 per page; Change: )
Pages: [<<][16][17][18][19]
[20][21][22][23][24][25][26][27][28][29][30][31][32][33][34][35][>>]
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.