The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Searching for all

Publication years (Num. hits)
1953-1960 (28) 1961-1962 (26) 1963-1964 (27) 1965-1966 (25) 1967 (25) 1968 (23) 1969 (23) 1970-1972 (20) 1973 (28) 1974 (65) 1975 (46) 1976 (66) 1977 (49) 1978 (69) 1979 (61) 1980 (82) 1981 (62) 1982 (86) 1983 (98) 1984 (120) 1985 (190) 1986 (168) 1987 (299) 1988 (430) 1989 (457) 1990 (582) 1991 (414) 1992 (511) 1993 (563) 1994 (739) 1995 (991) 1996 (1007) 1997 (1276) 1998 (1394) 1999 (2138) 2000 (2675) 2001 (3359) 2002 (3938) 2003 (4721) 2004 (6381) 2005 (7645) 2006 (9041) 2007 (9383) 2008 (10904) 2009 (7437) 2010 (1341) 2011 (588) 2012 (576) 2013 (581) 2014 (696) 2015 (667) 2016 (499) 2017 (2)
Publication types (Num. hits)
article(17878) book(18) incollection(2721) inproceedings(61956) phdthesis(16) proceedings(33)
Venues (Conferences, Journals, ...)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
The graphs summarize 80488 occurrences of 18150 keywords

Results
Found 82632 publication records. Showing 82622 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
7Feng-Wei Kuo, Ron Chen, Kyle Yen, Hsien-Yuan Liao, Chewnpu Jou, Fu-Lung Hsueh, Masoud Babaie, Robert Bogdan Staszewski A 12mW all-digital PLL based on class-F DCO for 4G phones in 28nm CMOS. Search on Bibsonomy VLSIC The full citation details ... 2014 DBLP  DOI  BibTeX  RDF
1Pascal Urard, L. Paumier, P. Georgelin, T. Michel, V. Lebars, E. Yeo, B. Gupta A 135Mbps DVB-S2 compliant codec based on 64800-bit LDPC and BCH codes (ISSCC paper 24.3). Search on Bibsonomy DAC The full citation details ... 2005 DBLP  DOI  BibTeX  RDF DVB-S2, FEC (forward error correction), LDPC
2Chua-Chin Wang, Chi-Chun Huang, Jian-Sing Liou, Kuan-Wen Fang A 140-dB CMRR Low-noise Instrumentation Amplifier for Neural Signal Sensing. Search on Bibsonomy APCCAS The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
7Wonsik Yu, KwangSeok Kim, SeongHwan Cho A 148fsrms integrated noise 4MHz bandwidth all-digital second-order ΔΣ time-to-digital converter using gated switched-ring oscillator. Search on Bibsonomy CICC The full citation details ... 2013 DBLP  DOI  BibTeX  RDF
7Keith A. Bowman, Sarthak Raina, Todd Bridges, Daniel Yingling, Hoan Nguyen, Brad Appel, Yesh Kolla, Jihoon Jeong, Francois Atallah, David Hansquine A 16 nm All-Digital Auto-Calibrating Adaptive Clock Distribution for Supply Voltage Droop Tolerance Across a Wide Operating Range. Search on Bibsonomy J. Solid-State Circuits The full citation details ... 2016 DBLP  DOI  BibTeX  RDF
7Shuo-Hong Hung, Wei-Hao Kao, Kuan-I. Wu, Yi-Wei Huang, Min-Han Hsieh, Charlie Chung-Ping Chen A 160MHz-to-2GHz low jitter fast lock all-digital DLL with phase tracking technique. Search on Bibsonomy ISCAS The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
7Gijs Meuleman, Pieter Harpe, Xiongchuan Huang, Arthur H. M. van Roermund A 19 µW 20 MHz All-Digital PLL for 2-tone envelope detection radios. Search on Bibsonomy ISCAS The full citation details ... 2014 DBLP  DOI  BibTeX  RDF
7Anup Jyoti Deka, Venkatesh Prasanna A 1Gbps-10 Gbps multi-standard auto-calibrated all digital phase interpolator in 14nm CMOS. Search on Bibsonomy ISCAS The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1Frank K. Gürkaynak, Andreas Burg, Norbert Felber, Wolfgang Fichtner, D. Gasser, F. Hug, Hubert Kaeslin A 2 Gb/s balanced AES crypto-chip implementation. Search on Bibsonomy ACM Great Lakes Symposium on VLSI The full citation details ... 2004 DBLP  DOI  BibTeX  RDF AES, rijndael, ASIC implementation
1Yoshiyuki Karuno, Hiroshi Nagamochi A 2-Approximation Algorithm for the Multi-vehicle Scheduling Problem on a Path with Release and Handling Times. Search on Bibsonomy ESA The full citation details ... 2001 DBLP  DOI  BibTeX  RDF
2Jieliang Zhou, Xiaotie Deng, Patrick W. Dymond A 2-D Parallel Convex Hull Algorithm with Optimal Communication Phases. Search on Bibsonomy IPPS The full citation details ... 1997 DBLP  DOI  BibTeX  RDF
1Zhixiong Zhou, Hu He, Yanjun Zhang, Yihe Sun, Adriel Cheng A 2-Dimension Force-Directed Scheduling Algorithm for Register-File-Connectivity Clustered VLIW Architecture. Search on Bibsonomy ASAP The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
1Cameron T. Charles, David J. Allstot A 2-GHz integrated CMOS reflective-type phase shifter with 675° control range. Search on Bibsonomy ISCAS The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
2Yeim-Kuan Chang A 2-Level TCAM Architecture for Ranges. Search on Bibsonomy IEEE Trans. Computers The full citation details ... 2006 DBLP  DOI  BibTeX  RDF disjoint ranges, contiguous ranges, ranges, TCAM
2Ricardo Moraes, Francisco Vasques, Paulo Portugal A 2-tier architecture to support real-time communication in CSMA-based networks. Search on Bibsonomy NOMS The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
7Takashi Tokairin, Mitsuji Okada, Masaki Kitsunezuka, Tadashi Maeda, Muneo Fukaishi A 2.1-to-2.8-GHz Low-Phase-Noise All-Digital Frequency Synthesizer With a Time-Windowed Time-to-Digital Converter. Search on Bibsonomy J. Solid-State Circuits The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
7Takashi Tokairin, Mitsuji Okada, Masaki Kitsunezuka, Tadashi Maeda, Muneo Fukaishi A 2.1-to-2.8GHz all-digital frequency synthesizer with a time-windowed TDC. Search on Bibsonomy ISSCC The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
7Minyoung Song, Inhwa Jung, Sudhakar Pamarti, Chulwoo Kim A 2.4 GHz 0.1-Fref-Bandwidth All-Digital Phase-Locked Loop With Delay-Cell-Less TDC. Search on Bibsonomy IEEE Trans. on Circuits and Systems The full citation details ... 2013 DBLP  DOI  BibTeX  RDF
7Jianhui Wu, Zixuan Wang, Chao Chen, Cheng Huang, Meng Zhang A 2.4-GHz All-Digital PLL With a 1-ps Resolution 0.9-mW Edge-Interchanging-Based Stochastic TDC. Search on Bibsonomy IEEE Trans. on Circuits and Systems The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
7Liangge Xu, Saska Lindfors, Kari Stadius, Jussi Ryynänen A 2.4-GHz Low-Power All-Digital Phase-Locked Loop. Search on Bibsonomy J. Solid-State Circuits The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
Displaying result #461 - #480 of 82622 (20 per page; Change: )
Pages: [<<][14][15][16][17][18][19]
[20][21][22][23][24][25][26][27][28][29][30][31][32][33][>>]
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.