The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Searching for all

Publication years (Num. hits)
1953-1960 (26) 1961-1962 (22) 1963-1964 (27) 1965-1966 (23) 1967 (25) 1968 (23) 1969 (23) 1970-1972 (19) 1973 (28) 1974 (65) 1975 (46) 1976 (66) 1977 (49) 1978 (69) 1979 (61) 1980 (82) 1981 (62) 1982 (86) 1983 (98) 1984 (120) 1985 (190) 1986 (167) 1987 (299) 1988 (430) 1989 (457) 1990 (582) 1991 (413) 1992 (511) 1993 (563) 1994 (739) 1995 (990) 1996 (1007) 1997 (1276) 1998 (1393) 1999 (2138) 2000 (2675) 2001 (3358) 2002 (3935) 2003 (4721) 2004 (6380) 2005 (7642) 2006 (9040) 2007 (9372) 2008 (10898) 2009 (7436) 2010 (1336) 2011 (584) 2012 (569) 2013 (576) 2014 (686) 2015 (646) 2016 (185)
Publication types (Num. hits)
article(17700) book(18) incollection(2720) inproceedings(61741) phdthesis(4) proceedings(31)
Venues (Conferences, Journals, ...)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
The graphs summarize 80488 occurrences of 18150 keywords

Results
Found 82223 publication records. Showing 82214 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
1Cameron T. Charles, David J. Allstot A 2-GHz integrated CMOS reflective-type phase shifter with 675° control range. Search on Bibsonomy ISCAS The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
2Yeim-Kuan Chang A 2-Level TCAM Architecture for Ranges. Search on Bibsonomy IEEE Trans. Computers The full citation details ... 2006 DBLP  DOI  BibTeX  RDF disjoint ranges, contiguous ranges, ranges, TCAM
2Ricardo Moraes, Francisco Vasques, Paulo Portugal A 2-tier architecture to support real-time communication in CSMA-based networks. Search on Bibsonomy NOMS The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
7Takashi Tokairin, Mitsuji Okada, Masaki Kitsunezuka, Tadashi Maeda, Muneo Fukaishi A 2.1-to-2.8-GHz Low-Phase-Noise All-Digital Frequency Synthesizer With a Time-Windowed Time-to-Digital Converter. Search on Bibsonomy J. Solid-State Circuits The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
7Takashi Tokairin, Mitsuji Okada, Masaki Kitsunezuka, Tadashi Maeda, Muneo Fukaishi A 2.1-to-2.8GHz all-digital frequency synthesizer with a time-windowed TDC. Search on Bibsonomy ISSCC The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
7Minyoung Song, Inhwa Jung, Sudhakar Pamarti, Chulwoo Kim A 2.4 GHz 0.1-Fref-Bandwidth All-Digital Phase-Locked Loop With Delay-Cell-Less TDC. Search on Bibsonomy IEEE Trans. on Circuits and Systems The full citation details ... 2013 DBLP  DOI  BibTeX  RDF
7Jianhui Wu, Zixuan Wang, Chao Chen, Cheng Huang, Meng Zhang A 2.4-GHz All-Digital PLL With a 1-ps Resolution 0.9-mW Edge-Interchanging-Based Stochastic TDC. Search on Bibsonomy IEEE Trans. on Circuits and Systems The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
7Liangge Xu, Saska Lindfors, Kari Stadius, Jussi Ryynänen A 2.4-GHz Low-Power All-Digital Phase-Locked Loop. Search on Bibsonomy J. Solid-State Circuits The full citation details ... 2010 DBLP  DOI  BibTeX  RDF
7Liangge Xu, Saska Lindfors, Kari Stadius, Jussi Ryynänen A 2.4-GHz low-power all-digital phase-locked loop. Search on Bibsonomy CICC The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
1Vijay Khawshe, Kapil Vyas, Renu Rangnekar, Prateek Goyal, Vijay Krishna, Kashinath Prabhu, Pravin Kumar Venkatesan, Leneesh Raghavan, Rajkumar Palwai, M. Thrivikraman, Kunal Desai, Abhijit Abhyankar A 2.4Gbps-4.8Gbps XDR-DRAM I/O (XIO) Link. Search on Bibsonomy VLSI Design The full citation details ... 2009 DBLP  DOI  BibTeX  RDF
1Baoyong Chi, Jinke Yao, Shuguang Han, Xiang Xie, Guolin Li, Zhihua Wang A 2.4GHz low power wireless transceiver analog front-end for endoscopy capsule system. Search on Bibsonomy ISCAS The full citation details ... 2006 DBLP  DOI  BibTeX  RDF
1A. Tamtrakarn, N. Wongkomet A 2.5-V 10-bit 40-MS/S double sampling pipeline A/D converter. Search on Bibsonomy APCCAS (2) The full citation details ... 2002 DBLP  DOI  BibTeX  RDF
7Richard Su, Steven Lanzisera, Kristofer S. J. Pister A 2.6psrms-period-jitter 900MHz all-digital fractional-N PLL built with standard cells. Search on Bibsonomy ESSCIRC The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
7Mohammed Abdulaziz, Muhammad Shakir, Ping Lu, Pietro Andreani A 2.7GHz divider-less all digital phase-locked loop with 625Hz frequency resolution in 90nm CMOS. Search on Bibsonomy NORCHIP The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Angelo Nagari, Germano Nicollini A 2.7V 350muW 11-b Algorithmic Analog-to-Digital Converter with Single-Ended Multiplexed Inputs. Search on Bibsonomy DATE The full citation details ... 2004 DBLP  DOI  BibTeX  RDF
7Do-Hwan Oh, Deok-Soo Kim, Suhwan Kim, Deog-Kyoon Jeong, Wonchan Kim A 2.8Gb/s All-Digital CDR with a 10b Monotonic DCO. Search on Bibsonomy ISSCC The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
14Yu-Hao Hsu, Min-Sheng Kao, Hou-Cheng Tzeng, Ching-Te Chiu, Jen-Ming Wu, Shuo-Hung Hsu A 20 Gbps Scalable Load Balanced Birkhoff-von Neumann Symmetric TDM Switch IC with SERDES Interfaces. Search on Bibsonomy ASP-DAC The full citation details ... 2007 DBLP  DOI  BibTeX  RDF Birkhoff-von Neumann symmetric TDM switch IC, SERDES interfaces, load-balanced TDM switch IC, digital TDM switch, 8B10B CODEC, analog SERDES I/O interfaces, dual-mode SERDES, half-rate architectures, all static CMOS gates, wide-band CML buffer, PMOS active load scheme, 20 Gbit/s, high speed networking, CMOS technology, low power consumption, 0.18 micron
1Ching-Te Chiu, Chun-Chieh Chang, Shih-Min Chen, Hou-Cheng Tzeng, Ming-Chang Du, Yu-Ho Hsu, Jen-Ming Wu, Kai-Ming Feng A 20 Gbps Scalable Load-Balanced TDM Switch with CODEC for High Speed Networking Applications. Search on Bibsonomy IWSOC The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
7Kyungmin Na, Heedon Jang, Hyunggun Ma, Yunho Choi, Franklin Bien A 200-Mb/s Data Rate 3.1-4.8-GHz IR-UWB All-Digital Pulse Generator With DB-BPSK Modulation. Search on Bibsonomy IEEE Trans. on Circuits and Systems The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
7Keith A. Bowman, Carlos Tokunaga, Tanay Karnik, Vivek K. De, James W. Tschanz A 22 nm All-Digital Dynamically Adaptive Clock Distribution for Supply Voltage Droop Tolerance. Search on Bibsonomy J. Solid-State Circuits The full citation details ... 2013 DBLP  DOI  BibTeX  RDF
Displaying result #461 - #480 of 82214 (20 per page; Change: )
Pages: [<<][14][15][16][17][18][19]
[20][21][22][23][24][25][26][27][28][29][30][31][32][33][>>]
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.