The FacetedDBLP logo    Search for: in:

Disable automatic phrases ?     Syntactic query expansion: ?

Searching for all

Publication years (Num. hits)
1953-1960 (28) 1961-1962 (26) 1963-1964 (27) 1965-1966 (23) 1967 (25) 1968 (23) 1969 (23) 1970-1972 (19) 1973 (28) 1974 (65) 1975 (46) 1976 (66) 1977 (49) 1978 (69) 1979 (61) 1980 (82) 1981 (62) 1982 (86) 1983 (98) 1984 (120) 1985 (190) 1986 (167) 1987 (299) 1988 (430) 1989 (457) 1990 (582) 1991 (413) 1992 (511) 1993 (563) 1994 (739) 1995 (991) 1996 (1007) 1997 (1276) 1998 (1393) 1999 (2138) 2000 (2675) 2001 (3358) 2002 (3935) 2003 (4721) 2004 (6380) 2005 (7643) 2006 (9040) 2007 (9373) 2008 (10901) 2009 (7436) 2010 (1338) 2011 (585) 2012 (573) 2013 (579) 2014 (689) 2015 (651) 2016 (245)
Publication types (Num. hits)
article(17739) book(18) incollection(2720) inproceedings(61787) phdthesis(9) proceedings(31)
Venues (Conferences, Journals, ...)
GrowBag graphs for keyword ? (Num. hits/coverage)

Group by:
The graphs summarize 80488 occurrences of 18150 keywords

Results
Found 82313 publication records. Showing 82304 according to the selection in the facets
Hits ? Authors Title Venue Year Link Author keywords
14Yu-Hao Hsu, Min-Sheng Kao, Hou-Cheng Tzeng, Ching-Te Chiu, Jen-Ming Wu, Shuo-Hung Hsu A 20 Gbps Scalable Load Balanced Birkhoff-von Neumann Symmetric TDM Switch IC with SERDES Interfaces. Search on Bibsonomy ASP-DAC The full citation details ... 2007 DBLP  DOI  BibTeX  RDF Birkhoff-von Neumann symmetric TDM switch IC, SERDES interfaces, load-balanced TDM switch IC, digital TDM switch, 8B10B CODEC, analog SERDES I/O interfaces, dual-mode SERDES, half-rate architectures, all static CMOS gates, wide-band CML buffer, PMOS active load scheme, 20 Gbit/s, high speed networking, CMOS technology, low power consumption, 0.18 micron
1Ching-Te Chiu, Chun-Chieh Chang, Shih-Min Chen, Hou-Cheng Tzeng, Ming-Chang Du, Yu-Ho Hsu, Jen-Ming Wu, Kai-Ming Feng A 20 Gbps Scalable Load-Balanced TDM Switch with CODEC for High Speed Networking Applications. Search on Bibsonomy IWSOC The full citation details ... 2005 DBLP  DOI  BibTeX  RDF
7Kyungmin Na, Heedon Jang, Hyunggun Ma, Yunho Choi, Franklin Bien A 200-Mb/s Data Rate 3.1-4.8-GHz IR-UWB All-Digital Pulse Generator With DB-BPSK Modulation. Search on Bibsonomy IEEE Trans. on Circuits and Systems The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
7Keith A. Bowman, Carlos Tokunaga, Tanay Karnik, Vivek K. De, James W. Tschanz A 22 nm All-Digital Dynamically Adaptive Clock Distribution for Supply Voltage Droop Tolerance. Search on Bibsonomy J. Solid-State Circuits The full citation details ... 2013 DBLP  DOI  BibTeX  RDF
7Sang-Hyeok Chu, Woo-Rham Bae, Gyu-Seob Jeong, Sungchun Jang, Sungwoo Kim, Jiho Joo, Gyungock Kim, Deog-Kyoon Jeong A 22 to 26.5 Gb/s Optical Receiver With All-Digital Clock and Data Recovery in a 65 nm CMOS Process. Search on Bibsonomy J. Solid-State Circuits The full citation details ... 2015 DBLP  DOI  BibTeX  RDF
1T. H. Huang, Ertan Zencir, Numan Sadi Dogan, Andrea Arvas A 22-mW 435-MHz differential CMOS high-gain LNA for subsampling receivers. Search on Bibsonomy ISCAS (4) The full citation details ... 2002 DBLP  DOI  BibTeX  RDF
1Conrad H. Ziesler, Joohee Kim, Visvesh S. Sathe, Marios C. Papaefthymiou A 225 MHz resonant clocked ASIC chip. Search on Bibsonomy ISLPED The full citation details ... 2003 DBLP  DOI  BibTeX  RDF adiabatic logic, resonant LC tank, single phase, VLSI, CMOS, flip-flop, low energy, clock generator
7Chao Lu, Hua Wang, C. H. Peng, Ankush Goel, SangWon Son, Paul C. P. Liang, Ali Niknejad, H. C. Hwang, George Chien A 24.7dBm all-digital RF transmitter for multimode broadband applications in 40nm CMOS. Search on Bibsonomy ISSCC The full citation details ... 2013 DBLP  DOI  BibTeX  RDF
7Stepan Sutula, Jofre Pallares Cuxart, Javier Gonzalo-Ruiz, Francesc Xavier Munoz-Pascual, Lluís Terés, Francisco Serra-Graells A 25-µW All-MOS Potentiostatic Delta-Sigma ADC for Smart Electrochemical Sensors. Search on Bibsonomy IEEE Trans. on Circuits and Systems The full citation details ... 2014 DBLP  DOI  BibTeX  RDF
8Michael S. McCorquodale, Scott M. Pernia, Sundus Kubba, Gordy A. Carichner, Justin D. O'Day, Eric D. Marsman, Jonathan J. Kuhn, Richard B. Brown A 25MHz all-CMOS reference clock generator for XO-replacement in serial wire interfaces. Search on Bibsonomy ISCAS The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
1A. Hossein Nejad-Malayeri, T. Manku A 270 MHz, 1.8 V fully differential CMOS operational amplifier for switched capacitor channel select filters in wide-band wireless applications. Search on Bibsonomy ISCAS (1) The full citation details ... 2001 DBLP  DOI  BibTeX  RDF
2Peter Bogner A 28mW 10b 80MS/s pipelined ADC in 0.13µm CMOS. Search on Bibsonomy ISCAS (1) The full citation details ... 2004 DBLP  DOI  BibTeX  RDF
7Ting-Chen Wei, Wei-Chang Liu, Chi-Yao Tseng, Syu-Siang Long, Shyh-Jye Jou, Muh-Tian Shiue A 28mW OFDM baseband receiver chip for DVB-T/H with all digital synchronization. Search on Bibsonomy CICC The full citation details ... 2008 DBLP  DOI  BibTeX  RDF
2Wolfgang Espelage, Egon Wanke A 3-Approximation Algorithm for Movement Minimization in Conveyor Flow Shop Processing. Search on Bibsonomy MFCS The full citation details ... 2001 DBLP  DOI  BibTeX  RDF
1Jae-Won Cho, Min-Su Kim, Sébastien Valette, Ho-Youl Jung, Rémy Prost A 3-D Mesh Sequence Coding Using the Combination of Spatial and Temporal Wavelet Analysis. Search on Bibsonomy MIRAGE The full citation details ... 2007 DBLP  DOI  BibTeX  RDF 3D mesh sequence, temporal wavelet analysis, spatial wavelet analysis, progressive transmission, lossless compression, lossy compression, irregular mesh, multi-resolution representation
1François Pottier A 3-Part Type Inference Engine. Search on Bibsonomy ESOP The full citation details ... 2000 DBLP  DOI  BibTeX  RDF
1Yih-Chih Chou, Youn-Long Lin A 3-step approach for performance-driven whole-chip routing. Search on Bibsonomy ASP-DAC The full citation details ... 2001 DBLP  DOI  BibTeX  RDF
7Yunho Choi, Youngsu Kim, Huy Hoang, Franklin Bien A 3.1-4.8-GHz IR-UWB All-Digital Pulse Generator With Variable Channel Selection in 0.13-µm CMOS Technology. Search on Bibsonomy IEEE Trans. on Circuits and Systems The full citation details ... 2012 DBLP  DOI  BibTeX  RDF
7Won-Joo Yun, Hyun-Woo Lee, Dongsuk Shin, Suki Kim A 3.57 Gb/s/pin Low Jitter All-Digital DLL With Dual DCC Circuit for GDDR3 DRAM in 54-nm CMOS Technology. Search on Bibsonomy IEEE Trans. VLSI Syst. The full citation details ... 2011 DBLP  DOI  BibTeX  RDF
1Ayman A. Fayed, Mohammed Ismail A 3.7mW, 1.6V CMOS Analog Adaptive Equalizer for a 125Mbps Wire-Line Transceiver. Search on Bibsonomy ISCAS The full citation details ... 2007 DBLP  DOI  BibTeX  RDF
Displaying result #481 - #500 of 82304 (20 per page; Change: )
Pages: [<<][15][16][17][18][19]
[20][21][22][23][24][25][26][27][28][29][30][31][32][33][34][>>]
Valid XHTML 1.1! Valid CSS! [Valid RSS]
Maintained by Jörg Diederich.
Based upon DBLP by Michael Ley.