Process variation aware thread mapping for Chip Multiprocessors.
Resource URI: http://dblp.l3s.de/d2r/resource/publications/conf/date/HongNKO09
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/date/HongNKO09
>
dc:
creator
<
http://dblp.l3s.de/d2r/resource/authors/Mahmut_T._Kandemir
>
dc:
creator
<
http://dblp.l3s.de/d2r/resource/authors/Ozcan_Ozturk
>
dc:
creator
<
http://dblp.l3s.de/d2r/resource/authors/Shengyan_Hong
>
dc:
creator
<
http://dblp.l3s.de/d2r/resource/authors/Sri_Hari_Krishna_Narayanan
>
foaf:
homepage
<
http://ieeexplore.ieee.org/xpls/abs_all.jsp?isnumber=5090609&arnumber=5090776&count=326&index=162
>
dc:
identifier
DBLP conf/date/HongNKO09
(xsd:string)
dcterms:
issued
2009
(xsd:gYear)
rdfs:
label
Process variation aware thread mapping for Chip Multiprocessors.
(xsd:string)
foaf:
maker
<
http://dblp.l3s.de/d2r/resource/authors/Mahmut_T._Kandemir
>
foaf:
maker
<
http://dblp.l3s.de/d2r/resource/authors/Ozcan_Ozturk
>
foaf:
maker
<
http://dblp.l3s.de/d2r/resource/authors/Shengyan_Hong
>
foaf:
maker
<
http://dblp.l3s.de/d2r/resource/authors/Sri_Hari_Krishna_Narayanan
>
swrc:
pages
821-826
(xsd:string)
dcterms:
partOf
<
http://dblp.l3s.de/d2r/resource/publications/conf/date/2009
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/date/HongNKO09/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/date/HongNKO09
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/date/date2009.html#HongNKO09
>
rdfs:
seeAlso
<
http://ieeexplore.ieee.org/xpls/abs_all.jsp?isnumber=5090609&arnumber=5090776&count=326&index=162
>
swrc:
series
<
http://dblp.l3s.de/d2r/resource/conferences/date
>
dc:
title
Process variation aware thread mapping for Chip Multiprocessors.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document