Simulink®-based heterogeneous multiprocessor SoC design flow for mixed hardware/software refinement and simulation.
Resource URI: http://dblp.l3s.de/d2r/resource/publications/journals/integration/HanCBCPGJHLY09
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/integration/HanCBCPGJHLY09
>
dc:
creator
<
http://dblp.l3s.de/d2r/resource/authors/Ahmed_Amine_Jerraya
>
dc:
creator
<
http://dblp.l3s.de/d2r/resource/authors/Kai_Huang
>
dc:
creator
<
http://dblp.l3s.de/d2r/resource/authors/Katalin_Popovici
>
dc:
creator
<
http://dblp.l3s.de/d2r/resource/authors/Lei_Li
>
dc:
creator
<
http://dblp.l3s.de/d2r/resource/authors/Lisane_B._de_Brisolara
>
dc:
creator
<
http://dblp.l3s.de/d2r/resource/authors/Luigi_Carro
>
dc:
creator
<
http://dblp.l3s.de/d2r/resource/authors/Sang-Il_Han
>
dc:
creator
<
http://dblp.l3s.de/d2r/resource/authors/Soo-Ik_Chae
>
dc:
creator
<
http://dblp.l3s.de/d2r/resource/authors/Xavier_Guerin
>
dc:
creator
<
http://dblp.l3s.de/d2r/resource/authors/Xiaolang_Yan
>
foaf:
homepage
<
http://dx.doi.org/10.1016%2Fj.vlsi.2008.08.003
>
foaf:
homepage
<
http://dx.doi.org/10.1016/j.vlsi.2008.08.003
>
dc:
identifier
DBLP journals/integration/HanCBCPGJHLY09
(xsd:string)
dc:
identifier
DOI 10.1016%2Fj.vlsi.2008.08.003
(xsd:string)
dcterms:
issued
2009
(xsd:gYear)
swrc:
journal
<
http://dblp.l3s.de/d2r/resource/journals/integration
>
rdfs:
label
Simulink®-based heterogeneous multiprocessor SoC design flow for mixed hardware/software refinement and simulation.
(xsd:string)
foaf:
maker
<
http://dblp.l3s.de/d2r/resource/authors/Ahmed_Amine_Jerraya
>
foaf:
maker
<
http://dblp.l3s.de/d2r/resource/authors/Kai_Huang
>
foaf:
maker
<
http://dblp.l3s.de/d2r/resource/authors/Katalin_Popovici
>
foaf:
maker
<
http://dblp.l3s.de/d2r/resource/authors/Lei_Li
>
foaf:
maker
<
http://dblp.l3s.de/d2r/resource/authors/Lisane_B._de_Brisolara
>
foaf:
maker
<
http://dblp.l3s.de/d2r/resource/authors/Luigi_Carro
>
foaf:
maker
<
http://dblp.l3s.de/d2r/resource/authors/Sang-Il_Han
>
foaf:
maker
<
http://dblp.l3s.de/d2r/resource/authors/Soo-Ik_Chae
>
foaf:
maker
<
http://dblp.l3s.de/d2r/resource/authors/Xavier_Guerin
>
foaf:
maker
<
http://dblp.l3s.de/d2r/resource/authors/Xiaolang_Yan
>
swrc:
number
2
(xsd:string)
swrc:
pages
227-245
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/integration/HanCBCPGJHLY09/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/integration/HanCBCPGJHLY09
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/integration/integration42.html#HanCBCPGJHLY09
>
rdfs:
seeAlso
<
http://dx.doi.org/10.1016/j.vlsi.2008.08.003
>
dc:
title
Simulink®-based heterogeneous multiprocessor SoC design flow for mixed hardware/software refinement and simulation.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
42
(xsd:string)