FPGA-Based High-Performance and Scalable Block LU Decomposition Architecture.
Resource URI: http://dblp.l3s.de/d2r/resource/publications/journals/tc/JaiswalC12
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/journals/tc/JaiswalC12
>
dc:
creator
<
http://dblp.l3s.de/d2r/resource/authors/Manish_Kumar_Jaiswal
>
dc:
creator
<
http://dblp.l3s.de/d2r/resource/authors/Nitin_Chandrachoodan
>
foaf:
homepage
<
http://doi.ieeecomputersociety.org/10.1109/TC.2011.24
>
foaf:
homepage
<
http://dx.doi.org/10.1109%2FTC.2011.24
>
dc:
identifier
DBLP journals/tc/JaiswalC12
(xsd:string)
dc:
identifier
DOI 10.1109%2FTC.2011.24
(xsd:string)
dcterms:
issued
2012
(xsd:gYear)
swrc:
journal
<
http://dblp.l3s.de/d2r/resource/journals/tc
>
rdfs:
label
FPGA-Based High-Performance and Scalable Block LU Decomposition Architecture.
(xsd:string)
foaf:
maker
<
http://dblp.l3s.de/d2r/resource/authors/Manish_Kumar_Jaiswal
>
foaf:
maker
<
http://dblp.l3s.de/d2r/resource/authors/Nitin_Chandrachoodan
>
swrc:
number
1
(xsd:string)
swrc:
pages
60-72
(xsd:string)
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/journals/tc/JaiswalC12/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/journals/tc/JaiswalC12
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/journals/tc/tc61.html#JaiswalC12
>
rdfs:
seeAlso
<
http://doi.ieeecomputersociety.org/10.1109/TC.2011.24
>
dc:
title
FPGA-Based High-Performance and Scalable Block LU Decomposition Architecture.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:Article
rdf:
type
foaf:Document
swrc:
volume
61
(xsd:string)