Sizing Digital Circuits Using Convex Optimization Techniques.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/books/sp/15/RakaiF15
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/books/sp/15/RakaiF15
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Amin_Farshidi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Logan_Rakai
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1007%2F978-3-319-20071-2%5F1
>
foaf:
homepage
<
https://doi.org/10.1007/978-3-319-20071-2_1
>
dc:
identifier
DBLP books/sp/15/RakaiF15
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1007%2F978-3-319-20071-2%5F1
(xsd:string)
dcterms:
issued
2015
(xsd:gYear)
rdfs:
label
Sizing Digital Circuits Using Convex Optimization Techniques.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Amin_Farshidi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Logan_Rakai
>
swrc:
pages
3-32
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/books/sp/2015FTS
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/books/sp/15/RakaiF15/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/books/sp/15/RakaiF15
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/books/collections/FTS2015.html#RakaiF15
>
rdfs:
seeAlso
<
https://doi.org/10.1007/978-3-319-20071-2_1
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/collections/sp/15
>
dc:
title
Sizing Digital Circuits Using Convex Optimization Techniques.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InCollection
rdf:
type
foaf:Document