[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/3dic/KinoHTSIFKT15>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Hideto_Hashiguchi>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Hisashi_Kino>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Mitsumasa_Koyanagi>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Seiya_Tanikawa>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Shunsuke_Ikegaya>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Takafumi_Fukushima>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Tetsu_Tanaka>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Yohei_Sugawara>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2F3DIC.2015.7334596>
foaf:homepage <https://doi.org/10.1109/3DIC.2015.7334596>
dc:identifier DBLP conf/3dic/KinoHTSIFKT15 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2F3DIC.2015.7334596 (xsd:string)
dcterms:issued 2015 (xsd:gYear)
rdfs:label Consideration of microbump layout for reduction of local bending stress due to CTE Mismatch in 3D IC. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Hideto_Hashiguchi>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Hisashi_Kino>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Mitsumasa_Koyanagi>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Seiya_Tanikawa>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Shunsuke_Ikegaya>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Takafumi_Fukushima>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Tetsu_Tanaka>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Yohei_Sugawara>
swrc:pages TS8.26.1-TS8.26.4 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/3dic/2015>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/3dic/KinoHTSIFKT15/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/3dic/KinoHTSIFKT15>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/3dic/3dic2015.html#KinoHTSIFKT15>
rdfs:seeAlso <https://doi.org/10.1109/3DIC.2015.7334596>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/3dic>
dc:title Consideration of microbump layout for reduction of local bending stress due to CTE Mismatch in 3D IC. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document