Athena: An Early-Fetch Architecture to Reduce on-Chip Page Walk Latencies. | D2R Server publishing the DBLP Bibliography Database, hosted at L3S Research Center

Property	Value
dcterms:bibliographicCitation	<http://dblp.uni-trier.de/rec/bibtex/conf/IEEEpact/Vakil-GhahaniKK22>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Jagadish_B._Kotra>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Mahmut_T._Kandemir>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Seyed_Armin_Vakil-Ghahani>
dc:creator	<https://dblp.l3s.de/d2r/resource/authors/Soheil_Khadirsharbiyani>
foaf:homepage	<http://dx.doi.org/doi.org%2F10.1145%2F3559009.3569684>
foaf:homepage	<https://doi.org/10.1145/3559009.3569684>
dc:identifier	DBLP conf/IEEEpact/Vakil-GhahaniKK22 (xsd:string)
dc:identifier	DOI doi.org%2F10.1145%2F3559009.3569684 (xsd:string)
dcterms:issued	2022 (xsd:gYear)
rdfs:label	Athena: An Early-Fetch Architecture to Reduce on-Chip Page Walk Latencies. (xsd:string)
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Jagadish_B._Kotra>
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Mahmut_T._Kandemir>
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Seyed_Armin_Vakil-Ghahani>
foaf:maker	<https://dblp.l3s.de/d2r/resource/authors/Soheil_Khadirsharbiyani>
swrc:pages	359-371 (xsd:string)
dcterms:partOf	<https://dblp.l3s.de/d2r/resource/publications/conf/IEEEpact/2022>
owl:sameAs	<http://bibsonomy.org/uri/bibtexkey/conf/IEEEpact/Vakil-GhahaniKK22/dblp>
owl:sameAs	<http://dblp.rkbexplorer.com/id/conf/IEEEpact/Vakil-GhahaniKK22>
rdfs:seeAlso	<http://dblp.uni-trier.de/db/conf/IEEEpact/pact2022.html#Vakil-GhahaniKK22>
rdfs:seeAlso	<https://doi.org/10.1145/3559009.3569684>
swrc:series	<https://dblp.l3s.de/d2r/resource/conferences/IEEEpact>
dc:title	Athena: An Early-Fetch Architecture to Reduce on-Chip Page Walk Latencies. (xsd:string)
dc:type	<http://purl.org/dc/dcmitype/Text>
rdf:type	swrc:InProceedings
rdf:type	foaf:Document