Design Study of Shared Memory in VLIW Video Signal Processors.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/IEEEpact/WuW98
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/IEEEpact/WuW98
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Wayne_H._Wolf
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zhao_Wu
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FPACT.1998.727148
>
foaf:
homepage
<
https://doi.org/10.1109/PACT.1998.727148
>
dc:
identifier
DBLP conf/IEEEpact/WuW98
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FPACT.1998.727148
(xsd:string)
dcterms:
issued
1998
(xsd:gYear)
rdfs:
label
Design Study of Shared Memory in VLIW Video Signal Processors.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Wayne_H._Wolf
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zhao_Wu
>
swrc:
pages
52-59
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/IEEEpact/1998
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/IEEEpact/WuW98/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/IEEEpact/WuW98
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/IEEEpact/IEEEpact1998.html#WuW98
>
rdfs:
seeAlso
<
https://doi.org/10.1109/PACT.1998.727148
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/IEEEpact
>
dc:
subject
VLIW, VSP, multi-cluster, memory system, shared memory, cache, stream buffer, stride prediction table, trace-driven simulation
(xsd:string)
dc:
title
Design Study of Shared Memory in VLIW Video Signal Processors.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document