Implementing an efficient vector instruction set in a chip multi-processor using micro-threaded pipelines.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/aPcsac/Jesshope01
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/aPcsac/Jesshope01
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Chris_R._Jesshope
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FACAC.2001.903363
>
foaf:
homepage
<
https://doi.org/10.1109/ACAC.2001.903363
>
dc:
identifier
DBLP conf/aPcsac/Jesshope01
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FACAC.2001.903363
(xsd:string)
dcterms:
issued
2001
(xsd:gYear)
rdfs:
label
Implementing an efficient vector instruction set in a chip multi-processor using micro-threaded pipelines.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Chris_R._Jesshope
>
swrc:
pages
80-88
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/aPcsac/2001
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/aPcsac/Jesshope01/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/aPcsac/Jesshope01
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/aPcsac/aPcsac2001.html#Jesshope01
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ACAC.2001.903363
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/aPcsac
>
dc:
title
Implementing an efficient vector instruction set in a chip multi-processor using micro-threaded pipelines.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document