The Architecture of an FPGA-Style Programmable Fuzzy Logic Controller Chip.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/aPcsac/LundTC00
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/aPcsac/LundTC00
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Antonio_Jes%E2%88%9A%C4%BCs_Torralba_Silgado
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ram%E2%88%9A%E2%89%A5n_Gonz%E2%88%9A%C2%B0lez_Carvajal
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/T._Lund
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FACAC.2000.824322
>
foaf:
homepage
<
https://doi.org/10.1109/ACAC.2000.824322
>
dc:
identifier
DBLP conf/aPcsac/LundTC00
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FACAC.2000.824322
(xsd:string)
dcterms:
issued
2000
(xsd:gYear)
rdfs:
label
The Architecture of an FPGA-Style Programmable Fuzzy Logic Controller Chip.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Antonio_Jes%E2%88%9A%C4%BCs_Torralba_Silgado
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ram%E2%88%9A%E2%89%A5n_Gonz%E2%88%9A%C2%B0lez_Carvajal
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/T._Lund
>
swrc:
pages
51-56
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/aPcsac/2000
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/aPcsac/LundTC00/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/aPcsac/LundTC00
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/aPcsac/acac2000.html#LundTC00
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ACAC.2000.824322
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/aPcsac
>
dc:
title
The Architecture of an FPGA-Style Programmable Fuzzy Logic Controller Chip.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document