A Partition Method of SoC Design Serving the Multi-FPGA Verification Platform.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/aca/YangZWLL14
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/aca/YangZWLL14
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Bin_Liu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jie_Wang_0004
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kuanjiu_Zhou
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Shenglai_Yang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ting_Li
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1007%2F978-3-662-44491-7%5F4
>
foaf:
homepage
<
https://doi.org/10.1007/978-3-662-44491-7_4
>
dc:
identifier
DBLP conf/aca/YangZWLL14
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1007%2F978-3-662-44491-7%5F4
(xsd:string)
dcterms:
issued
2014
(xsd:gYear)
rdfs:
label
A Partition Method of SoC Design Serving the Multi-FPGA Verification Platform.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Bin_Liu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jie_Wang_0004
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kuanjiu_Zhou
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Shenglai_Yang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ting_Li
>
swrc:
pages
43-57
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/aca/2014
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/aca/YangZWLL14/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/aca/YangZWLL14
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/aca/aca2014.html#YangZWLL14
>
rdfs:
seeAlso
<
https://doi.org/10.1007/978-3-662-44491-7_4
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/aca
>
dc:
title
A Partition Method of SoC Design Serving the Multi-FPGA Verification Platform.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document