Time Representation in Prolog Circuit Modelling.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/alpuk/LichtensteinWG91
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/alpuk/LichtensteinWG91
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ajay_Gupta_0005
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Bob_Welham
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yossi_Lichtenstein
>
dc:
identifier
DBLP conf/alpuk/LichtensteinWG91
(xsd:string)
dcterms:
issued
1991
(xsd:gYear)
rdfs:
label
Time Representation in Prolog Circuit Modelling.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ajay_Gupta_0005
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Bob_Welham
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yossi_Lichtenstein
>
swrc:
pages
78-93
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/alpuk/1991
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/alpuk/LichtensteinWG91/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/alpuk/LichtensteinWG91
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/alpuk/alpuk91.html#LichtensteinWG91
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/alpuk
>
dc:
title
Time Representation in Prolog Circuit Modelling.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document