MICA: A Memory and Interconnect Simulation Environment for Cache-Based Architectures.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/anss/HsiaoK00
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/anss/HsiaoK00
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Chung-Ta_King
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hung-Chang_Hsiao
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FSIMSYM.2000.844930
>
foaf:
homepage
<
https://doi.org/10.1109/SIMSYM.2000.844930
>
dc:
identifier
DBLP conf/anss/HsiaoK00
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FSIMSYM.2000.844930
(xsd:string)
dcterms:
issued
2000
(xsd:gYear)
rdfs:
label
MICA: A Memory and Interconnect Simulation Environment for Cache-Based Architectures.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Chung-Ta_King
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hung-Chang_Hsiao
>
swrc:
pages
317-325
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/anss/2000
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/anss/HsiaoK00/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/anss/HsiaoK00
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/anss/anss2000.html#HsiaoK00
>
rdfs:
seeAlso
<
https://doi.org/10.1109/SIMSYM.2000.844930
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/anss
>
dc:
subject
Simulation environment, Distributed Shared Memory Multiprocessors, Trace-driven
(xsd:string)
dc:
title
MICA: A Memory and Interconnect Simulation Environment for Cache-Based Architectures.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document