Efficient VLSI Design for RNS Reverse Converter Based on New Moduli Set (2n-1, 2n+1, 22n+1).
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/apccas/LinSLS06
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/apccas/LinSLS06
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jing-Shiun_Lin
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ming-Hwa_Sheu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Su-Hon_Lin
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Wen-Tsai_Sheu
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FAPCCAS.2006.342285
>
foaf:
homepage
<
https://doi.org/10.1109/APCCAS.2006.342285
>
dc:
identifier
DBLP conf/apccas/LinSLS06
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FAPCCAS.2006.342285
(xsd:string)
dcterms:
issued
2006
(xsd:gYear)
rdfs:
label
Efficient VLSI Design for RNS Reverse Converter Based on New Moduli Set (2n-1, 2n+1, 22n+1).
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jing-Shiun_Lin
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ming-Hwa_Sheu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Su-Hon_Lin
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Wen-Tsai_Sheu
>
swrc:
pages
2020-2023
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/apccas/2006
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/apccas/LinSLS06/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/apccas/LinSLS06
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/apccas/apccas2006.html#LinSLS06
>
rdfs:
seeAlso
<
https://doi.org/10.1109/APCCAS.2006.342285
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/apccas
>
dc:
title
Efficient VLSI Design for RNS Reverse Converter Based on New Moduli Set (2n-1, 2n+1, 22n+1).
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document