A Simulink Model-Based Design of a Floating-Point Pipelined Accumulator with HDL Coder Compatibility for FPGA Implementation.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/applepies/BassoliBM19
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/applepies/BassoliBM19
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ilaria_De_Munari
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Marco_Bassoli
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Valentina_Bianchi
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1007%2F978-3-030-37277-4%5F19
>
foaf:
homepage
<
https://doi.org/10.1007/978-3-030-37277-4_19
>
dc:
identifier
DBLP conf/applepies/BassoliBM19
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1007%2F978-3-030-37277-4%5F19
(xsd:string)
dcterms:
issued
2019
(xsd:gYear)
rdfs:
label
A Simulink Model-Based Design of a Floating-Point Pipelined Accumulator with HDL Coder Compatibility for FPGA Implementation.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ilaria_De_Munari
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Marco_Bassoli
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Valentina_Bianchi
>
swrc:
pages
163-171
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/applepies/2019
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/applepies/BassoliBM19/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/applepies/BassoliBM19
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/applepies/applepies2019.html#BassoliBM19
>
rdfs:
seeAlso
<
https://doi.org/10.1007/978-3-030-37277-4_19
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/applepies
>
dc:
title
A Simulink Model-Based Design of a Floating-Point Pipelined Accumulator with HDL Coder Compatibility for FPGA Implementation.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document