Automatic IP Core Generator for FPGA-Based Q-Learning Hardware Accelerators.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/applepies/CaneseCNFRS22
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/applepies/CaneseCNFRS22
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Gian_Carlo_Cardarilli
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Lorenzo_Canese
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Luca_Di_Nunzio
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Marco_Re
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Rocco_Fazzolari
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sergio_Span%E2%88%9A%E2%89%A4
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1007%2F978-3-031-30333-3%5F32
>
foaf:
homepage
<
https://doi.org/10.1007/978-3-031-30333-3_32
>
dc:
identifier
DBLP conf/applepies/CaneseCNFRS22
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1007%2F978-3-031-30333-3%5F32
(xsd:string)
dcterms:
issued
2022
(xsd:gYear)
rdfs:
label
Automatic IP Core Generator for FPGA-Based Q-Learning Hardware Accelerators.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Gian_Carlo_Cardarilli
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Lorenzo_Canese
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Luca_Di_Nunzio
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Marco_Re
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Rocco_Fazzolari
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sergio_Span%E2%88%9A%E2%89%A4
>
swrc:
pages
242-247
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/applepies/2022
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/applepies/CaneseCNFRS22/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/applepies/CaneseCNFRS22
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/applepies/applepies2022.html#CaneseCNFRS22
>
rdfs:
seeAlso
<
https://doi.org/10.1007/978-3-031-30333-3_32
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/applepies
>
dc:
title
Automatic IP Core Generator for FPGA-Based Q-Learning Hardware Accelerators.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document