[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/arc/YiPPR09>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Jaeyoung_Yi>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Joonseok_Park>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Karam_Park>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Won_Woo_Ro>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1007%2F978-3-642-00641-8%5F19>
foaf:homepage <https://doi.org/10.1007/978-3-642-00641-8_19>
dc:identifier DBLP conf/arc/YiPPR09 (xsd:string)
dc:identifier DOI doi.org%2F10.1007%2F978-3-642-00641-8%5F19 (xsd:string)
dcterms:issued 2009 (xsd:gYear)
rdfs:label Fully Pipelined Hardware Implementation of 128-Bit SEED Block Cipher Algorithm. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Jaeyoung_Yi>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Joonseok_Park>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Karam_Park>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Won_Woo_Ro>
swrc:pages 181-192 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/arc/2009>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/arc/YiPPR09/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/arc/YiPPR09>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/arc/arc2009.html#YiPPR09>
rdfs:seeAlso <https://doi.org/10.1007/978-3-642-00641-8_19>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/arc>
dc:subject Field Programmable Gate Arrays (FPGA); Block Cipher Algorithm; Cryptography; SEED (xsd:string)
dc:title Fully Pipelined Hardware Implementation of 128-Bit SEED Block Cipher Algorithm. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document