The Impact of Hardware Scheduling Mechanismus on the Performance and Cost of Processor Designs.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/arcs/MuellerLDGK99
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/arcs/MuellerLDGK99
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Daniel_Kroening
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Holger_W._Leister
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Nikolaus_Gerteis
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Peter_Dell
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Silvia_M._M%E2%88%9A%C4%BEller
>
dc:
identifier
DBLP conf/arcs/MuellerLDGK99
(xsd:string)
dcterms:
issued
1999
(xsd:gYear)
rdfs:
label
The Impact of Hardware Scheduling Mechanismus on the Performance and Cost of Processor Designs.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Daniel_Kroening
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Holger_W._Leister
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Nikolaus_Gerteis
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Peter_Dell
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Silvia_M._M%E2%88%9A%C4%BEller
>
swrc:
pages
65-73
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/arcs/1999-1
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/arcs/MuellerLDGK99/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/arcs/MuellerLDGK99
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/arcs/arcs1999-1.html#MuellerLDGK99
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/arcs
>
dc:
title
The Impact of Hardware Scheduling Mechanismus on the Performance and Cost of Processor Designs.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document