A parallel compensated Horner scheme for SIMD architecture.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/arith/GraillatIJL23
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/arith/GraillatIJL23
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Christoph_Quirin_Lauter
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Clothilde_Jeangoudoux
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Stef_Graillat
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Youness_Ibrahimy
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FARITH58626.2023.00010
>
foaf:
homepage
<
https://doi.org/10.1109/ARITH58626.2023.00010
>
dc:
identifier
DBLP conf/arith/GraillatIJL23
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FARITH58626.2023.00010
(xsd:string)
dcterms:
issued
2023
(xsd:gYear)
rdfs:
label
A parallel compensated Horner scheme for SIMD architecture.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Christoph_Quirin_Lauter
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Clothilde_Jeangoudoux
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Stef_Graillat
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Youness_Ibrahimy
>
swrc:
pages
131-138
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/arith/2023
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/arith/GraillatIJL23/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/arith/GraillatIJL23
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/arith/arith2023.html#GraillatIJL23
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ARITH58626.2023.00010
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/arith
>
dc:
title
A parallel compensated Horner scheme for SIMD architecture.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document