A New Architecture For Multiple-Precision Floating-Point Multiply-Add Fused Unit Design.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/arith/HuangSDW07
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/arith/HuangSDW07
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kui_Dai
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Li_Shen_0007
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Libo_Huang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zhiying_Wang_0003
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FARITH.2007.5
>
foaf:
homepage
<
https://doi.org/10.1109/ARITH.2007.5
>
dc:
identifier
DBLP conf/arith/HuangSDW07
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FARITH.2007.5
(xsd:string)
dcterms:
issued
2007
(xsd:gYear)
rdfs:
label
A New Architecture For Multiple-Precision Floating-Point Multiply-Add Fused Unit Design.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kui_Dai
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Li_Shen_0007
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Libo_Huang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zhiying_Wang_0003
>
swrc:
pages
69-76
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/arith/2007
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/arith/HuangSDW07/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/arith/HuangSDW07
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/arith/arith2007.html#HuangSDW07
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ARITH.2007.5
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/arith
>
dc:
title
A New Architecture For Multiple-Precision Floating-Point Multiply-Add Fused Unit Design.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document