Design of a systolic coprocessor for rational addition.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/asap/Jebelean95
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/asap/Jebelean95
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tudor_Jebelean
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FASAP.1995.522932
>
foaf:
homepage
<
https://doi.org/10.1109/ASAP.1995.522932
>
dc:
identifier
DBLP conf/asap/Jebelean95
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FASAP.1995.522932
(xsd:string)
dcterms:
issued
1995
(xsd:gYear)
rdfs:
label
Design of a systolic coprocessor for rational addition.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tudor_Jebelean
>
swrc:
pages
282-289
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/asap/1995
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/asap/Jebelean95/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/asap/Jebelean95
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/asap/asap1995.html#Jebelean95
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ASAP.1995.522932
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/asap
>
dc:
subject
field programmable gate arrays; systolic arrays; digital arithmetic; parallel architectures; systolic coprocessor; rational addition; addition; rational numbers; GCD; exact division; multiplication; subtraction
(xsd:string)
dc:
title
Design of a systolic coprocessor for rational addition.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document