Modulo scheduling of symbolically tiled loops for tightly coupled processor arrays.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/asap/WitteraufTHT16
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/asap/WitteraufTHT16
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Alexandru_Tanase
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Frank_Hannig
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/J%E2%88%9A%C4%BErgen_Teich
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Michael_Witterauf
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FASAP.2016.7760773
>
foaf:
homepage
<
https://doi.org/10.1109/ASAP.2016.7760773
>
dc:
identifier
DBLP conf/asap/WitteraufTHT16
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FASAP.2016.7760773
(xsd:string)
dcterms:
issued
2016
(xsd:gYear)
rdfs:
label
Modulo scheduling of symbolically tiled loops for tightly coupled processor arrays.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Alexandru_Tanase
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Frank_Hannig
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/J%E2%88%9A%C4%BErgen_Teich
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Michael_Witterauf
>
swrc:
pages
58-66
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/asap/2016
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/asap/WitteraufTHT16/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/asap/WitteraufTHT16
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/asap/asap2016.html#WitteraufTHT16
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ASAP.2016.7760773
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/asap
>
dc:
title
Modulo scheduling of symbolically tiled loops for tightly coupled processor arrays.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document