Synthesis of Fault-Tolerant QCA Logic Circuit Using Cellular Automata.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/ascat/PramanikPS24
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/ascat/PramanikPS24
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Amit_Kumar_Pramanik
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Bibhash_Sen
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jayanta_Pal
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1007%2F978-3-031-56943-2%5F14
>
foaf:
homepage
<
https://doi.org/10.1007/978-3-031-56943-2_14
>
dc:
identifier
DBLP conf/ascat/PramanikPS24
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1007%2F978-3-031-56943-2%5F14
(xsd:string)
dcterms:
issued
2024
(xsd:gYear)
rdfs:
label
Synthesis of Fault-Tolerant QCA Logic Circuit Using Cellular Automata.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Amit_Kumar_Pramanik
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Bibhash_Sen
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jayanta_Pal
>
swrc:
pages
182-191
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/ascat/2024
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/ascat/PramanikPS24/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/ascat/PramanikPS24
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/ascat/ascat2024.html#PramanikPS24
>
rdfs:
seeAlso
<
https://doi.org/10.1007/978-3-031-56943-2_14
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/ascat
>
dc:
title
Synthesis of Fault-Tolerant QCA Logic Circuit Using Cellular Automata.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document