Variation Analysis of Interconnect Capacitance and Process Corner in Advanced CMOS Process with Double Patterning Technology.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/asicon/CaiHTWHCZ19
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/asicon/CaiHTWHCZ19
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Changfeng_Wang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ming_Tian
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Ran_Cheng
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Xiaoming_Hu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yi_Zhao
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zhimei_Cai
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zhiyong_Han
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FASICON47005.2019.8983474
>
foaf:
homepage
<
https://doi.org/10.1109/ASICON47005.2019.8983474
>
dc:
identifier
DBLP conf/asicon/CaiHTWHCZ19
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FASICON47005.2019.8983474
(xsd:string)
dcterms:
issued
2019
(xsd:gYear)
rdfs:
label
Variation Analysis of Interconnect Capacitance and Process Corner in Advanced CMOS Process with Double Patterning Technology.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Changfeng_Wang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ming_Tian
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Ran_Cheng
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Xiaoming_Hu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yi_Zhao
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zhimei_Cai
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zhiyong_Han
>
swrc:
pages
1-4
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/asicon/2019
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/asicon/CaiHTWHCZ19/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/asicon/CaiHTWHCZ19
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/asicon/asicon2019.html#CaiHTWHCZ19
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ASICON47005.2019.8983474
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/asicon
>
dc:
title
Variation Analysis of Interconnect Capacitance and Process Corner in Advanced CMOS Process with Double Patterning Technology.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document