An Enhanced DSP Block Architecture for FPGA Supporting Multi-operands Addition Operation.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/asicon/ChenCH21
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/asicon/ChenCH21
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Gang_Cai
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sanlin_Chen
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Zhihong_Huang
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FASICON52560.2021.9620301
>
foaf:
homepage
<
https://doi.org/10.1109/ASICON52560.2021.9620301
>
dc:
identifier
DBLP conf/asicon/ChenCH21
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FASICON52560.2021.9620301
(xsd:string)
dcterms:
issued
2021
(xsd:gYear)
rdfs:
label
An Enhanced DSP Block Architecture for FPGA Supporting Multi-operands Addition Operation.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Gang_Cai
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sanlin_Chen
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Zhihong_Huang
>
swrc:
pages
1-4
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/asicon/2021
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/asicon/ChenCH21/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/asicon/ChenCH21
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/asicon/asicon2021.html#ChenCH21
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ASICON52560.2021.9620301
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/asicon
>
dc:
title
An Enhanced DSP Block Architecture for FPGA Supporting Multi-operands Addition Operation.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document