Impact of Device Architecture and Gate Stack Processing on the Low-Frequency Noise of Silicon Nanowire Transistors.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/asicon/SimoenOVCRMHC19
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/asicon/SimoenOVCRMHC19
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Adrian_Vaisman_Chasin
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Alberto_Vinicius_Oliveira
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Anabela_Veloso
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Cor_Claeys
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Eddy_Simoen
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hans_Mertens
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Naoto_Horiguchi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Romain_Ritzenthaler
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FASICON47005.2019.8983679
>
foaf:
homepage
<
https://doi.org/10.1109/ASICON47005.2019.8983679
>
dc:
identifier
DBLP conf/asicon/SimoenOVCRMHC19
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FASICON47005.2019.8983679
(xsd:string)
dcterms:
issued
2019
(xsd:gYear)
rdfs:
label
Impact of Device Architecture and Gate Stack Processing on the Low-Frequency Noise of Silicon Nanowire Transistors.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Adrian_Vaisman_Chasin
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Alberto_Vinicius_Oliveira
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Anabela_Veloso
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Cor_Claeys
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Eddy_Simoen
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hans_Mertens
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Naoto_Horiguchi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Romain_Ritzenthaler
>
swrc:
pages
1-4
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/asicon/2019
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/asicon/SimoenOVCRMHC19/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/asicon/SimoenOVCRMHC19
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/asicon/asicon2019.html#SimoenOVCRMHC19
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ASICON47005.2019.8983679
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/asicon
>
dc:
title
Impact of Device Architecture and Gate Stack Processing on the Low-Frequency Noise of Silicon Nanowire Transistors.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document