A PVT variation tolerant and low power 5Gb/s clock and data recovery circuit for PCI-E 2.0/USB 3.0.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/asicon/ZhangJC15
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/asicon/ZhangJC15
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Chengying_Chen
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Feng_Zhang_0014
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hao_Ju
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FASICON.2015.7517057
>
foaf:
homepage
<
https://doi.org/10.1109/ASICON.2015.7517057
>
dc:
identifier
DBLP conf/asicon/ZhangJC15
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FASICON.2015.7517057
(xsd:string)
dcterms:
issued
2015
(xsd:gYear)
rdfs:
label
A PVT variation tolerant and low power 5Gb/s clock and data recovery circuit for PCI-E 2.0/USB 3.0.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Chengying_Chen
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Feng_Zhang_0014
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hao_Ju
>
swrc:
pages
1-4
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/asicon/2015
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/asicon/ZhangJC15/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/asicon/ZhangJC15
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/asicon/asicon2015.html#ZhangJC15
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ASICON.2015.7517057
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/asicon
>
dc:
title
A PVT variation tolerant and low power 5Gb/s clock and data recovery circuit for PCI-E 2.0/USB 3.0.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document