dc:subject
|
mixed-signal cores, wafer-level defect screening, test cost reduction, packaging cost reduction, big-D/small-A mixed-signal system-on-chip designs, mixed-signal SoC, consumer electronics market, wafer-level testing, correlation-based signature analysis, mixed-signal test, low-cost digital testers, generic cost model, digital logic
(xsd:string)
|