Fast synthesis of threshold logic networks with optimization.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/aspdac/ChenWC16
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/aspdac/ChenWC16
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Runyi_Wang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yan-Ping_Chang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yung-Chih_Chen
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FASPDAC.2016.7428059
>
foaf:
homepage
<
https://doi.org/10.1109/ASPDAC.2016.7428059
>
dc:
identifier
DBLP conf/aspdac/ChenWC16
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FASPDAC.2016.7428059
(xsd:string)
dcterms:
issued
2016
(xsd:gYear)
rdfs:
label
Fast synthesis of threshold logic networks with optimization.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Runyi_Wang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yan-Ping_Chang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yung-Chih_Chen
>
swrc:
pages
486-491
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/aspdac/2016
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/aspdac/ChenWC16/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/aspdac/ChenWC16
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/aspdac/aspdac2016.html#ChenWC16
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ASPDAC.2016.7428059
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/aspdac
>
dc:
title
Fast synthesis of threshold logic networks with optimization.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document