[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/aspdac/CheungHB09>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Eric_Cheung>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Felice_Balarin>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Harry_Hsieh>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FASPDAC.2009.4796472>
foaf:homepage <https://doi.org/10.1109/ASPDAC.2009.4796472>
dc:identifier DBLP conf/aspdac/CheungHB09 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FASPDAC.2009.4796472 (xsd:string)
dcterms:issued 2009 (xsd:gYear)
rdfs:label Partial order method for timed simulation of system-level MPSoC designs. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Eric_Cheung>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Felice_Balarin>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Harry_Hsieh>
swrc:pages 149-154 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/aspdac/2009>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/aspdac/CheungHB09/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/aspdac/CheungHB09>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/aspdac/aspdac2009.html#CheungHB09>
rdfs:seeAlso <https://doi.org/10.1109/ASPDAC.2009.4796472>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/aspdac>
dc:title Partial order method for timed simulation of system-level MPSoC designs. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document