Performance-preserved analog routing methodology via wire load reduction.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/aspdac/ChiTLC18
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/aspdac/ChiTLC18
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Chien-Nan_Jimmy_Liu
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hao-Yu_Chi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hung-Ming_Chen
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hwa-Yi_Tseng
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FASPDAC.2018.8297370
>
foaf:
homepage
<
https://doi.org/10.1109/ASPDAC.2018.8297370
>
dc:
identifier
DBLP conf/aspdac/ChiTLC18
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FASPDAC.2018.8297370
(xsd:string)
dcterms:
issued
2018
(xsd:gYear)
rdfs:
label
Performance-preserved analog routing methodology via wire load reduction.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Chien-Nan_Jimmy_Liu
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hao-Yu_Chi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hung-Ming_Chen
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hwa-Yi_Tseng
>
swrc:
pages
482-487
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/aspdac/2018
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/aspdac/ChiTLC18/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/aspdac/ChiTLC18
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/aspdac/aspdac2018.html#ChiTLC18
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ASPDAC.2018.8297370
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/aspdac
>
dc:
title
Performance-preserved analog routing methodology via wire load reduction.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document