A procedure for software synthesis from VHDL models.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/aspdac/KrishnaswamyGB97
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/aspdac/KrishnaswamyGB97
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Prithviraj_Banerjee
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Rajesh_Gupta_0001
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Venkatram_Krishnaswamy
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FASPDAC.1997.600341
>
foaf:
homepage
<
https://doi.org/10.1109/ASPDAC.1997.600341
>
dc:
identifier
DBLP conf/aspdac/KrishnaswamyGB97
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FASPDAC.1997.600341
(xsd:string)
dcterms:
issued
1997
(xsd:gYear)
rdfs:
label
A procedure for software synthesis from VHDL models.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Prithviraj_Banerjee
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Rajesh_Gupta_0001
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Venkatram_Krishnaswamy
>
swrc:
pages
593-598
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/aspdac/1997
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/aspdac/KrishnaswamyGB97/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/aspdac/KrishnaswamyGB97
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/aspdac/aspdac1997.html#KrishnaswamyGB97
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ASPDAC.1997.600341
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/aspdac
>
dc:
title
A procedure for software synthesis from VHDL models.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document