[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/aspdac/MasudaH18>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Masanori_Hashimoto>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Yutaka_Masuda>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FASPDAC.2018.8297299>
foaf:homepage <https://doi.org/10.1109/ASPDAC.2018.8297299>
dc:identifier DBLP conf/aspdac/MasudaH18 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FASPDAC.2018.8297299 (xsd:string)
dcterms:issued 2018 (xsd:gYear)
rdfs:label MTTF-aware design methodology of error prediction based adaptively voltage-scaled circuits. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Masanori_Hashimoto>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Yutaka_Masuda>
swrc:pages 159-165 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/aspdac/2018>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/aspdac/MasudaH18/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/aspdac/MasudaH18>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/aspdac/aspdac2018.html#MasudaH18>
rdfs:seeAlso <https://doi.org/10.1109/ASPDAC.2018.8297299>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/aspdac>
dc:title MTTF-aware design methodology of error prediction based adaptively voltage-scaled circuits. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document