[RDF data]
Home | Example Publications
PropertyValue
dcterms:bibliographicCitation <http://dblp.uni-trier.de/rec/bibtex/conf/aspdac/RamalingamKDP06>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Anand_Ramalingam>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Anirudh_Devgan>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/David_Z._Pan>
dc:creator <https://dblp.l3s.de/d2r/resource/authors/Sreekumar_V._Kodakara>
foaf:homepage <http://dx.doi.org/doi.org%2F10.1109%2FASPDAC.2006.1594646>
foaf:homepage <https://doi.org/10.1109/ASPDAC.2006.1594646>
dc:identifier DBLP conf/aspdac/RamalingamKDP06 (xsd:string)
dc:identifier DOI doi.org%2F10.1109%2FASPDAC.2006.1594646 (xsd:string)
dcterms:issued 2006 (xsd:gYear)
rdfs:label Robust analytical gate delay modeling for low voltage circuits. (xsd:string)
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Anand_Ramalingam>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Anirudh_Devgan>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/David_Z._Pan>
foaf:maker <https://dblp.l3s.de/d2r/resource/authors/Sreekumar_V._Kodakara>
swrc:pages 61-66 (xsd:string)
dcterms:partOf <https://dblp.l3s.de/d2r/resource/publications/conf/aspdac/2006>
owl:sameAs <http://bibsonomy.org/uri/bibtexkey/conf/aspdac/RamalingamKDP06/dblp>
owl:sameAs <http://dblp.rkbexplorer.com/id/conf/aspdac/RamalingamKDP06>
rdfs:seeAlso <http://dblp.uni-trier.de/db/conf/aspdac/aspdac2006.html#RamalingamKDP06>
rdfs:seeAlso <https://doi.org/10.1109/ASPDAC.2006.1594646>
swrc:series <https://dblp.l3s.de/d2r/resource/conferences/aspdac>
dc:title Robust analytical gate delay modeling for low voltage circuits. (xsd:string)
dc:type <http://purl.org/dc/dcmitype/Text>
rdf:type swrc:InProceedings
rdf:type foaf:Document