Microarchitectural-level statistical timing models for near-threshold circuit design.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/aspdac/ShiomiIO15
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/aspdac/ShiomiIO15
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hidetoshi_Onodera
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jun_Shiomi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Tohru_Ishihara
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FASPDAC.2015.7058986
>
foaf:
homepage
<
https://doi.org/10.1109/ASPDAC.2015.7058986
>
dc:
identifier
DBLP conf/aspdac/ShiomiIO15
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FASPDAC.2015.7058986
(xsd:string)
dcterms:
issued
2015
(xsd:gYear)
rdfs:
label
Microarchitectural-level statistical timing models for near-threshold circuit design.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hidetoshi_Onodera
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jun_Shiomi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Tohru_Ishihara
>
swrc:
pages
87-93
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/aspdac/2015
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/aspdac/ShiomiIO15/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/aspdac/ShiomiIO15
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/aspdac/aspdac2015.html#ShiomiIO15
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ASPDAC.2015.7058986
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/aspdac
>
dc:
title
Microarchitectural-level statistical timing models for near-threshold circuit design.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document