A 90nm 8√ó16 FPGA Enhancing Speed and Yield Utilizing Within-Die Variations.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/aspdac/SugiharaKKKO07
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/aspdac/SugiharaKKKO07
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Hidetoshi_Onodera
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kazutoshi_Kobayashi
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kazuya_Katsuki
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Manabu_Kotani
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yuuri_Sugihara
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FASPDAC.2007.357971
>
foaf:
homepage
<
https://doi.org/10.1109/ASPDAC.2007.357971
>
dc:
identifier
DBLP conf/aspdac/SugiharaKKKO07
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FASPDAC.2007.357971
(xsd:string)
dcterms:
issued
2007
(xsd:gYear)
rdfs:
label
A 90nm 8√ó16 FPGA Enhancing Speed and Yield Utilizing Within-Die Variations.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Hidetoshi_Onodera
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kazutoshi_Kobayashi
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kazuya_Katsuki
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Manabu_Kotani
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yuuri_Sugihara
>
swrc:
pages
122-123
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/aspdac/2007
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/aspdac/SugiharaKKKO07/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/aspdac/SugiharaKKKO07
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/aspdac/aspdac2007.html#SugiharaKKKO07
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ASPDAC.2007.357971
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/aspdac
>
dc:
subject
90 nm, within-die variations, LUT-based FPGA device, ring oscillators, placement optimization, simple model circuit
(xsd:string)
dc:
title
A 90nm 8√ó16 FPGA Enhancing Speed and Yield Utilizing Within-Die Variations.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document