Asymmetric Frequency Locked Loop (AFLL) for adaptive clock generation in a 28nm SPARC M6 processor.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/asscc/YangGongTWHYKHS14
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/asscc/YangGongTWHYKHS14
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Changku_Huang
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Daniel_Woo
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Jinuk_Luke_Shin
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Kalon_Holdbrook
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/King_C._Yen
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sebastian_Turullols
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Venkatram_Krishnaswamy
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Yifan_YangGong
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FASSCC.2014.7008938
>
foaf:
homepage
<
https://doi.org/10.1109/ASSCC.2014.7008938
>
dc:
identifier
DBLP conf/asscc/YangGongTWHYKHS14
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FASSCC.2014.7008938
(xsd:string)
dcterms:
issued
2014
(xsd:gYear)
rdfs:
label
Asymmetric Frequency Locked Loop (AFLL) for adaptive clock generation in a 28nm SPARC M6 processor.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Changku_Huang
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Daniel_Woo
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Jinuk_Luke_Shin
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Kalon_Holdbrook
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/King_C._Yen
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sebastian_Turullols
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Venkatram_Krishnaswamy
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Yifan_YangGong
>
swrc:
pages
373-376
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/asscc/2014
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/asscc/YangGongTWHYKHS14/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/asscc/YangGongTWHYKHS14
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/asscc/asscc2014.html#YangGongTWHYKHS14
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ASSCC.2014.7008938
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/asscc
>
dc:
title
Asymmetric Frequency Locked Loop (AFLL) for adaptive clock generation in a 28nm SPARC M6 processor.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document