Two-Phase Asynchronous Pipeline Control.
Resource URI: https://dblp.l3s.de/d2r/resource/publications/conf/async/AppletonML97
Home
|
Example Publications
Property
Value
dcterms:
bibliographicCitation
<
http://dblp.uni-trier.de/rec/bibtex/conf/async/AppletonML97
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Michael_J._Liebelt
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Sam_S._Appleton
>
dc:
creator
<
https://dblp.l3s.de/d2r/resource/authors/Shannon_V._Morton
>
foaf:
homepage
<
http://dx.doi.org/doi.org%2F10.1109%2FASYNC.1997.587140
>
foaf:
homepage
<
https://doi.org/10.1109/ASYNC.1997.587140
>
dc:
identifier
DBLP conf/async/AppletonML97
(xsd:string)
dc:
identifier
DOI doi.org%2F10.1109%2FASYNC.1997.587140
(xsd:string)
dcterms:
issued
1997
(xsd:gYear)
rdfs:
label
Two-Phase Asynchronous Pipeline Control.
(xsd:string)
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Michael_J._Liebelt
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Sam_S._Appleton
>
foaf:
maker
<
https://dblp.l3s.de/d2r/resource/authors/Shannon_V._Morton
>
swrc:
pages
12-23
(xsd:string)
dcterms:
partOf
<
https://dblp.l3s.de/d2r/resource/publications/conf/async/1997
>
owl:
sameAs
<
http://bibsonomy.org/uri/bibtexkey/conf/async/AppletonML97/dblp
>
owl:
sameAs
<
http://dblp.rkbexplorer.com/id/conf/async/AppletonML97
>
rdfs:
seeAlso
<
http://dblp.uni-trier.de/db/conf/async/async1997.html#AppletonML97
>
rdfs:
seeAlso
<
https://doi.org/10.1109/ASYNC.1997.587140
>
swrc:
series
<
https://dblp.l3s.de/d2r/resource/conferences/async
>
dc:
subject
microprocessor chips, two-phase asynchronous pipeline control, bounded-delay model, prototype microprocessor
(xsd:string)
dc:
title
Two-Phase Asynchronous Pipeline Control.
(xsd:string)
dc:
type
<
http://purl.org/dc/dcmitype/Text
>
rdf:
type
swrc:InProceedings
rdf:
type
foaf:Document