dc:subject
|
SPICE, FIFO ring performance experiment, high-speed FIFO circuit, asynchronous FIFO, clocked shift register, data path, pulse-like protocol, pipeline, circuit delays, hSpice, two-phase clocked design, MOSIS, internal FIFO stages, 3.3 V, 1.67 to 4.8 V, 0.6 micron
(xsd:string)
|